


CIRF
Circuit Intégré Radio Fréquence

Low Noise Amplifier

Hassan Aboushady
Université Paris VI

Multidisciplinarity of radio design



B. Razavi,

RF Microelectronics, Prentice Hall, 1998
H. Aboushady


University of Paris VI

References


- **M. Perrott, “High Speed Communication Circuits and Systems”, M.I.T.OpenCourseWare, <http://ocw.mit.edu/>, Massachusetts Institute of Technology, 2005.**
- **D. Leenaerts, J. van der Tang, and C. Vaucher, “Circuit design for RF transceivers”, Kluwer academic publishers, 2001.**

LNA : 1st block of an RF Receiver


❑ Heterodyne



❑ Homodyne (Direct conversion)




❑ Low-IF



LNA Requirements: Noise

Noise Factor :
$$F = \frac{\text{SNR}_{\text{in}}}{\text{SNR}_{\text{out}}}$$

Noise Figure :
$$\text{NF} = 10 \log_{10}(F)$$




Friis Equation :

$$F = 1 + (F_1 - 1) + \frac{(F_2 - 1)}{G_1} + \frac{(F_3 - 1)}{G_1 G_2} + \dots + \frac{(F_n - 1)}{G_1 G_2 \dots G_{n-1}}$$


LNA Requirements to reduce the RF receiver overall Noise Factor:

- **Low Noise Factor, F_1**
- **High Gain, G_1**

LNA Requirements: Linearity



$$IIP3|_{dBm} = \frac{\Delta P|_{dB}}{2} + P_{in}|_{dBm}$$




$$\frac{1}{A_{IP3}^2} \approx \frac{1}{A_{IP3,1}^2} + \frac{\alpha_1^2}{A_{IP3,2}^2} + \frac{\alpha_1^2 \beta_1^2}{A_{IP3,3}^2} + \dots$$

LNA Requirements to improve the RF receiver overall linearity:

- High $A_{IP3,1}$
- Low α_1

What Happens At The Load Location?

- Voltage and currents at load are ratioed according to the load impedance



Voltage at Load

$$V_i + V_r$$

Current at Load

$$I_i - I_r$$

Ratio at Load

$$\frac{V_i + V_r}{I_i - I_r} = Z_L$$

Relate to Characteristic Impedance

- From previous slide

$$\frac{V_i + V_r}{I_i - I_r} = \frac{V_i}{I_i} \left(\frac{1 + V_r/V_i}{1 - I_r/I_i} \right) = Z_L$$

- Voltage and current ratio in transmission line set by its characteristic impedance

$$\frac{V_i}{I_i} = \frac{V_r}{I_r} = Z_o \quad \Rightarrow \quad \frac{I_r}{I_i} = \frac{V_r}{V_i}$$

- Substituting:

$$Z_o \left(\frac{1 + V_r/V_i}{1 - V_r/V_i} \right) = Z_L$$

Define Reflection Coefficient

- **Definition:** $\Gamma_L = \frac{V_r}{V_i}$

- No reflection if $\Gamma_L = 0$

- **Relation to load and characteristic impedances**

$$Z_o \left(\frac{1 + \Gamma_L}{1 - \Gamma_L} \right) = Z_L$$


- **Alternate expression**

$$\Gamma_L = \frac{Z_L - Z_o}{Z_L + Z_o}$$

- No reflection if $Z_L = Z_o$


Parameterization of High Speed Circuits/Passives

- Circuits or passive structures are often connected to transmission lines at high frequencies
 - How do you describe their behavior?




Calculate Response to Input Voltage Sources

- Assume source impedances match their respective transmission lines




Calculate Response to Input Voltage Sources

- Sources create incident waves on their respective transmission line
- Circuit/passive network causes
 - Reflections on same transmission line
 - Feedthrough to other transmission line



Calculate Response to Input Voltage Sources


- Reflections on same transmission line are parameterized by Γ_L
 - Note that Γ_L is generally different on each side of the circuit/passive network



How do we parameterize feedthrough to the other transmission line?

S-Parameters – Definition


- Model circuit/passive network using 2-port techniques
 - Similar idea to Thevenin/Norton modeling



- Defining equations:

$$\frac{V_{r1}}{\sqrt{Z_1}} = S_{11} \frac{V_{i1}}{\sqrt{Z_1}} + S_{12} \frac{V_{i2}}{\sqrt{Z_2}}$$
$$\frac{V_{r2}}{\sqrt{Z_2}} = S_{21} \frac{V_{i1}}{\sqrt{Z_1}} + S_{22} \frac{V_{i2}}{\sqrt{Z_2}}$$

S-Parameters – Calculation/Measurement



$$\frac{V_{r1}}{\sqrt{Z_1}} = S_{11} \frac{V_{i1}}{\sqrt{Z_1}} + S_{12} \frac{V_{i2}}{\sqrt{Z_2}}$$

$$\frac{V_{r2}}{\sqrt{Z_2}} = S_{21} \frac{V_{i1}}{\sqrt{Z_1}} + S_{22} \frac{V_{i2}}{\sqrt{Z_2}}$$

set $V_{in2} = 0$

$$\Rightarrow S_{11} = \frac{V_{r1}}{V_{i1}} = \Gamma_{L1}$$

$$\Rightarrow S_{21} = \sqrt{\frac{Z_1}{Z_2}} \left(\frac{V_{r2}}{V_{i1}} \right)$$


set $V_{in1} = 0$

$$\Rightarrow S_{22} = \frac{V_{r2}}{V_{i2}} = \Gamma_{L2}$$

$$\Rightarrow S_{12} = \sqrt{\frac{Z_2}{Z_1}} \left(\frac{V_{r1}}{V_{i2}} \right)$$

Common Source Amplifier

$$A_v = g_m \cdot Z_{out}$$




- **Parasitic capacitance C_{gd} between input and output nodes.**
- **Low Gain**
- **Complex Load Impedance**

$$(Z_{out} = R_{out} \parallel r_o \parallel \frac{1}{j\omega C_{par}})$$

Common Source Cascode with Inductive Load

Benefits of Cascode

- Isolation between input and output nodes
- Higher Gain




Purpose of Inductive Load

- Real Load Impedance can be obtained

$$(Z_{out} = r_{0cascode} \parallel \frac{1}{j\omega_0 C_{par}} \parallel j\omega_0 L_{out})$$


Biasing



Current Mirror

- The current in M1 is fixed by R_{ref} and the ratio $(W1/L1)/(W3/L3)$.
- R is to increase the impedance seen by the input signal.


Matching Input Impedance



Inductive Degeneration

- L_g compensates the complex impedance due to C_{gs1} .
- L_{deg} adjusts the real part of the input impedance to 50Ω .

Ldeg and Lg (1)



➤ **Input Impedance**

$$Z_{in}(s) = \frac{1}{sC_{gs}} + s(L_{deg} + L_g) + \frac{g_m}{C_{gs}} L_{deg}$$


➤ **Matching Zin to 50Ω**

$$R_s = \frac{g_m}{C_{gs}} L_{deg}$$


➤ **For a Real Impedance @ ω_0**

$$\omega_0 = \frac{1}{\sqrt{(L_g + L_{deg})C_{gs}}}$$

Ldeg and Lg (2)



Ldeg and Lg (2)





For different $Ldeg$ values

$\Rightarrow \text{Re}\{Z_{in}\}$ independent of Lg

$\Rightarrow Ldeg$ for:
 $\text{Re}\{Z_{in}\} = 50$
 Lg for:
 $\text{Im}\{Z_{in}\} = 0$

NF of a MOS Transistor



Techno. 0.35μm
 $c = -0.4j$
 $\gamma = 2/3$

$$\text{Noise Factor} = 1 + \left(\frac{w_o}{w_t}\right) \gamma \left(\frac{g_{do}}{g_m}\right) \frac{1}{2Q} \left(1 - 2|c|\chi_d + (4Q^2 + 1)\chi_d^2\right)$$

$$\chi_d = \frac{g_m}{g_{do}} \sqrt{\frac{\delta}{5\gamma}} \quad g_{do} = \left. \frac{dI_d}{dV_{ds}} \right|_{V_{ds}=0} \quad c = \frac{\overline{i_{nd}^* i_{ng}}}{\sqrt{i_{nd}^2 i_{ng}^2}} \quad Q = \frac{1}{w_o C_{gs} 2R_s} \quad w_t \approx \frac{g_m}{C_{gs}}$$

NF Characterization


$$F = \frac{SNR_i}{SNR_o} = \frac{S_i/N_{i(source)}}{S_o/N_{o(total)}} = \frac{S_i/N_{i(source)}}{(S_i \cdot G)/N_{o(total)}} = \frac{N_{o(total)}}{G \cdot N_{i(source)}} \quad \left. \vphantom{\frac{N_{o(total)}}{G \cdot N_{i(source)}}} \right\}$$
$$N_{o(total)} = N_{o(source)} + N_{o(added)}$$

$$\Rightarrow F = \frac{N_{o(total)}}{N_{o(source)}} = \frac{N_{o(source)} + N_{o(added)}}{N_{o(source)}} = 1 + \frac{N_{o(added)}}{N_{o(source)}}$$

- 1) $N_{o(added)}$: Output Referred Noise due to the LNA.**
- 2) $N_{o(source)}$: Output Referred Noise due to the source.**

Noise Sources


Résistance



$$\overline{i_R^2} = 4kT / R$$


Noise Sources

Résistance



$$\overline{i_R^2} = 4kT / R$$

Transistor




$$\overline{i_d^2} = 4kT \gamma g_{d0} \Delta f$$

$$\overline{i_g^2} = 4kT \delta g_{gs} \Delta f$$


Noise Sources

Résistance



$$\overline{i_R^2} = 4kT / R$$


Transistor



$$\overline{i_d^2} = 4kT \gamma g_{d0} \Delta f$$


$$\overline{i_g^2} = 4kT \delta g_{gs} \Delta f$$

Inductance




Noise Sources

Resistance



$$\overline{i_R^2} = 4kT/R$$


Transistor



$$\overline{i_d^2} = 4kT \gamma g_{d0} \Delta f$$

$$\overline{i_g^2} = 4kT \delta g_{gs} \Delta f$$


Inductance



$$F = 1 + \frac{N_{o(added)}}{N_{o(source)}}$$

$$NF = f \left(\underbrace{G \cdot N_i}_{N_{o(source)}}, \overbrace{\overline{i_d^2} | H_d |, \overline{i_g^2} | H_g |, \overline{i_R^2} | H_R |, \overline{i_{Rs}^2} | H_{Rs} |, \overline{i_{Rsub}^2} | H_{Rsub} |}^{N_{o(added)}} \right)$$


Noise Sources



$$|H_d(s)| = \left| \frac{I_{out}(s)}{I_{in}(s)} \right|$$


Characterization

Gain :




$$Gain(s) = \frac{V_{out}(s)}{V_{in}(s)}$$

Input Impedance:




$$Z_{in}(s) = \frac{V_{in}(s)}{I_{in}(s)}$$

Noise Factor:



$$F = 1 + \frac{N_{o(added)}}{N_{o(source)}}$$

Characterization Example



$$1) sC V_{out} = \frac{V_{in}(s) - V_{out}(s)}{R}$$

$$2) V_{in}(s) = 1$$


$$\begin{bmatrix} -1/R & 1/R + sC \\ 1 & 0 \end{bmatrix} \begin{bmatrix} V_{in}(s) \\ V_{out}(s) \end{bmatrix} = \begin{bmatrix} 0 \\ 1 \end{bmatrix}$$

$$\left[\begin{array}{cc|c} -1/R & 1/R + sC & 0 \\ 1 & 0 & 1 \end{array} \right] \xrightarrow{\text{Gauss-Jordan}}$$


$$\left[\begin{array}{cc|c} 1 & 0 & 1 \\ 0 & 1 & 1/(1+sRC) \end{array} \right]$$

$$\text{Gain}(s) = \frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{1+sRC}$$

Automatic Characterization Procedure



Design Procedure



Transistors

- **Length:** Minimum L to reduce parasitic capacitances.
- **Width:** I_{ds} calculated for NF_{min} .
- **Layout:** Maximum number of fingers to reduce Gate resistance.

Inductors


- **L_{deg} :** Adjusted for $Re \{Z_{in}\} = 50 \Omega$.
- **L_g :** Adjusted for $Im \{Z_{in}\} = 0 \Omega$.
- **L_{out} :** Adjusted for the desired Z_{out} and Gain.

Circuit Design Parameters

Transistors' Sizes And Biasing


Small Signal Parameters

Linear Circuit Performance




[Ramy ISKANDER "Knowledge-aware synthesis for analog integrated circuit design and reuse" Ph.D. Thesis UPMC,LIP6 2008]

Automatic Sizing Procedure




Automatic Sizing Procedure




Caractérisation de NF, Gain, Z_{in}


Automatic Sizing Procedure



Automatic Sizing Procedure




Automatic Sizing Procedure




Characterization of NF , Gain, Z_{in}

Automatic Sizing Procedure




Automatic Sizing Procedure




Characterization of NF , Gain, Zin

Automatic Sizing Procedure




Characterization of NF , Gain, Zin

Automatic Sizing Procedure




Characterization of NF , Gain, Zin

Automatic Sizing Procedure



Characterization of NF , Gain, Zin


Automatic Sizing Procedure



Matching Input Impedance

- ❖ Introduction
- ❖ Les paramètres de conception
- ❖ Circuit proposé
- ❖ Méthode de conception
- ❖ Caractérisation automatique
- ❖ Conception automatique
- ❖ **Exemple de conception**

Design Example I: A 2.4GHz LNA in 130 nm CMOS



Spécifications


Technologie	0.13 um
Vdd	1.2 V
Résistance de source (Rs)	50 Ω
Fréquence centrale (fo)	2.4 GHz
Gain	≥ 15 dB

Résultats de la procédure proposée

	<i>W (um)</i>	<i>L (um)</i>	<i>Vgs (V)</i>	<i>Vds (V)</i>	<i>Ids(mA)</i>
<i>M1</i>	48.96	0.13	0.6	0.6	3.3122
<i>M2</i>	48.96	0.13	0.6	0.6	3.3122
<i>M3</i>	5.08	0.13	0.6	0.6	0.33122


R= 100 KΩ , Rref = 1.811 KΩ , Ldeg = 0.3709 nH , Lg = 48.65 nH , Lout = 3 nH

Estimated and Simulated Input Impedance




Z_{in} (Cairo+) (Ω)	Z_{in} (ELDO) (Ω)
50.00	49.57

Estimated and Simulated Gain and NF



	Gain (dB)	NF (dB)
Cairo+	19.14	0.774099
ELDO	19.04	0.727277


Simulated S Parameters



S_{11} @ 2.4 GHz = -24.24 dB

S_{21} @ 2.4 GHz = 17.028 dB

Simulated IIP3



Comparison with state of the art

$$FOM = 10 \log \left(100 \left(\frac{|S_{21}|_{(lineaire)} f_0^2}{(F-1) P_{dc(mW)}} \right) \right)$$


[Chandrasekhar 2002]

	Techno. (um)	NF (dB)	IIP3 (dBm)	Gain (dB)	S_{11} (dB)	S_{21} (dB)	P_{in} (mW)	V_{dd} (V)	I_{ds} (mA)	f_0 (Hz)	FOM
[1]	0.25	1.7	1.5	15	-	15	12	2.5	5	2G	205.92
[2] *	0.35	0.43	-2.87	19.8	-18	16	20	-	-	2.4G	212.42
[3]	0.18	0.77	-12.2	21.6	-17.7	-	11.2	1.8	-	2.4G	215.03
[4]	0.35	1.52	-4.3	20.2	-10.3	-	12.5	-	-	2.4G	210.51
[5]	0.25	2.5	0.5	14.7	-19.5	14.7	1.97	2	-	2.4G	213.09
[6]	0.13	0.76	-2.5	12	-6.5	12	4.2	1.2	3.5	2.14G	213.56
This work*	0.13	0.72	-0.44	19.04	-24.24	17.02	3.8	1.2	3.16	2.4G	217.75

(*) résultats de simulation


[V. Chandrasekhar, C.M. Hung, Y.C. Ho, and K. Mayaram. "A Packaged 2.4GHz LNA in a 0.15umCMOS Process with 2kV HBM ESD Protection" , ESSCIRC, 2002]

The Issue of Package Parasitics



- **Bondwire (and package) inductance causes two issues**
 - Value of degeneration inductor is altered
 - Noise from other circuits couples into LNA

Differential LNA



■ Advantages

- Value of L_{deg} is now much better controlled
- Much less sensitivity to noise from other circuits

■ Disadvantages

- Twice the power as the single-ended version
- Requires differential input at the chip