|
(This page is best viewed with CSS style sheets enabled)
» Hassan Aboushady » Seminars
Ph.D. Thesis Defense
PhD. Candidate: José Bonan
Title: "Low-Power Analog-to-Digital Converters for Micro-Sensors Array".
Date: Monday September 29th, 2008, at 2.00pm.
Location: Salle des Thèses, Bâtiment ATRIUM, 4, Place Jussieu, 75252 Paris.
Committee in Charge:
| - Prof. | Hervé Barthelémy, | University of Marseille III, | France, | President. |
| - Prof. | Piero Malcovati, | University of Pavia, | Italy, | Reviewer. |
| - Prof. | Pieter Rombouts, | Ghent University, | Belgium, | Reviewer. |
| - Dr. | Cyril Condemine, | CEA-LETI, | France. |
| - Dr. | Christoph Hagleitner, | IBM Research Laboratories - Zurich, | Switzerland. |
| - Prof. | Alain Greiner, | University of Paris VI, Pierre & Marie Curie, | France. |
| - Dr. | Marie-Minerve Louerat, | University of Paris VI, Pierre & Marie Curie, | France. |
| - Dr. | Hassan Aboushady, | University of Paris VI, Pierre & Marie Curie, | France. |
Thesis Summary:
In the context of an analog front end for a high-density memory composed of MEMS micro-cantilevers, there are severe constraints on the area and power consumption of the analog-to-digital converter. In this work, several ADC architectures targeting 7bits of resolution and 50kHz of bandwidth while occupying an active area less than 0.1mm2 and a power consumption less than 50uW, have been investigated. A Switched-Capacitor Sigma-Delta, a Continuous-Time Sigma-Delta and a Cyclic ADC have been designed, fabricated and measured. Systematic design procedure for the circuit synthesis and the automatic layout generation of a low-power ADC has been developed in the CAIRO+ analog design automation environment.
|
![[PRINT]](/ssi/print.gif "Print this page"){kind=small}
