Changes between Version 8 and Version 9 of partners


Ignore:
Timestamp:
Jun 16, 2008, 3:58:14 PM (16 years ago)
Author:
fpecheux
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • partners

    v8 v9  
    2121*       evaluating the applicability on realistic application scenarios of distributed adaptive and recursive mapping strategies for parallel MPSoC architectures
    2222
    23 [BR]
    24 [BR]
     23[[BR]]
     24[[BR]]
    2525
    2626'''Fabien CLERMIDY''' was born in Bourg-en-Bresse, France, in 1971. He received the Electronic Engineering Diploma from ENSIMEV in 1994 and his Ph.D.
     
    4848*       Embed the remapping functionality onto the SoC. This implies the development of a static task placement algorithm, the modification of the routing parameters in the global routers and local interconnects, as well as an embedded application linker. With this approach, it is possible for the MP2SoC to self adapt the application to its downgraded architecture without any modification of the original firmware, considered as a collection and precompiled object files and link directives.
    4949
    50 [BR]
    51 [BR]
     50[[BR]]
     51[[BR]]
    5252
    5353'''François PECHEUX''' is an Assistant Professor at the « University Pierre et Marie Curie », in Paris. He received  a PhD in Electronic Engineering and Computer Science in 1992, and since 2002 is member of the LIP6 Laboratory, in the « Embedded Systems » team. His main research activity focuses on the efficient modelling and simulation of very complex Massively Parallel MultiProcessor Systems on Chip. In particular, he participates in the development of a promising parallelizable simulation technique for Transaction Level Modeling with Timing (TLM/T) platforms (speedup x 20). He is also an active member of the SoCLib project, funded by ANR 2006, and works on power consumption and securized IPs in SoCs.
     
    7878*       Evaluate the opportunity of distributed adaptive / recursive mapping strategies for massively parallel MP2SoC architectures. These strategies are based on statistical analysis of remapping actions that have been taken, and therefore help refining the future decisions to be made.
    7979
    80 [BR]
    81 [BR]
     80[[BR]]
     81[[BR]]
    8282
    8383'''Gilles SASSATELLI''' holds a full-time researcher position at CNRS and is responsible of the flexible parallel and reconfigurable architectures group. He obtained his Ph.D. in 2002 in Microelectronics and has been working at the Darmstadt University of Technology, Germany as an assistant professor. He has been involved in many different funded national and European projects and is the founder of the ReCoSoC European workshop focusing on reconfigurable technologies in a SoC context. His main research activity aims at bringing parallel reconfigurable computing devices to a new level of performance through exploring phy- and bio-inspired features for achieving self-organization of spatial computation elements.