source: anr/section-2.tex @ 306

Last change on this file since 306 was 297, checked in by coach, 14 years ago
File size: 4.9 KB
Line 
1Embedded systems (SoC and MPSoC) became an inevitable evolution in the microelectronic industry.
2Due to the exploding fabrication costs, the ASIC technology (Application Specific Integrated Circuit)
3is not an option for SMEs (Small and Medium Enterprises).
4Fortunately, the new FPGA (Field Programmable Gate Array) components,
5such as the Virtex5 family from \xilinx, or the Stratix4 family from \altera can implement a complete
6multi-processor architecture on a single device.
7But the design of embedded system is a long and complex task that requires expertise in software,
8software/hardware partionning, operating system, hardware design, VHDL/Verilog modeling.
9Only very few SMEs have these multiple expertises and are present on the embedded system market.
10Furthermore, even small design services in the big companies are facing the same issue.
11\begin{center}\begin{minipage}{.8\linewidth}\textit{
12The major objective of COACH is to provide to system designers, an affordable
13open-source framework to design embedded systems on FPGA devices.
14}\end{minipage}\end{center}
15%Current design methodologies provide quite low-level abstraction capabilities, and
16%there is an urgent need to leverage system level exploration through the use of a high-level
17%specification of the application and  design space exploration tools.
18%The first system oriented approaches are appearing, among which those
19%based on C/C++ and SystemC are the most popular, but few of them are specifically targetting FPGAs.
20%%%
21\parlf
22The COACH project will propose a new design flow based on a small number of architectural templates.
23An architectural template is a generic, parameterized architecture, relying on a predefined library
24of IP cores.
25Besides using a specific collection of general purpose IP cores (such as processors cores,
26embedded memory controllers, system bus controllers, I/O and peripheral controllers), each architectural
27template can be enriched by dedicated hardware coprocessors, obtained by high level synthesis (HLS) tools.
28During this project, the COACH partners will develop three different architectural templates:
29\begin{enumerate}
30\item An \altera architectural template based on the \altera IP core library, the AVALON system bus and the NIOS processor.
31\item A \xilinx architectural template based on the \xilinx IP core library, the PLB system bus and the Microblaze processor.
32\item A Neutral architectural template based on the SoCLib IP core library and the VCI/OCP
33      communication infrastructure.
34\end{enumerate}
35The proposed design flow starts from a high level description of the application, specified as a set of
36parallel tasks written in C, without any assumption on the hardware or software implementation
37of these tasks. It lets the system
38designer in charge of expressing the coarse grain parallelism of the application, gives the designer
39the possibility to explore various mapping of the application on the selected template architecture,
40and offers a high predictability of results with respect to cost and performance objectives.
41\\
42When this interactive, system level, design space exploration is completed (converging to
43a specific mapping on a specific version of the selected architectural template), the rest of the flow
44is fully automated: the synthesizable VHDL models for the various hardware components, as well as the binary
45code for the software running on the embedded processors, and the bit-stream to program the target FPGA
46will be automatically generated by the COACH tools.
47%
48\parlf
49The strength of the COACH approach is the strong integration of the high-level synthesis tools
50in a platform based design flow supporting virtual prototyping and design space exploration.
51Most building blocks already exist (resulting from previous projects): the GAUT
52or UGH synthesis tools, the DNA embedded operating systems, the ASIP technology,
53the DSX exploration tool, the MWMR hardware/software communication middleware, the BEE parallelization tool,
54as well as the SoCLib library of SystemC simulation models.
55They must now be enhanced and integrated in a consistent design flow: this will
56be done in Magillem framework thanks to the IP-XACT standard.
57%The five academic laboratories worked very closely during more than one year (one monthly meeting
58%in Paris from january 2009 to february 2010, to analyse the issues of interfacing and integrating
59%those various technologies, and to define the detailed architecture of the proposed design flow.
60%%%
61\parlf
62In HPC (High Performance Computing), the targeted application is an existing one
63running on a PC.
64The COACH framework helps designer to accelerate it by migrating critical parts into a
65SoC embedded into an FPGA device plugged to the PC PCI/X bus.
66\begin{center}\begin{minipage}{.8\linewidth}\textit{
67The second objective of COACH is to extend the framework for HPC applications.
68}\end{minipage}\end{center}
69This will allow SMEs to enter HPC market for the applications that are
70unadapted to the current GPU based solutions.
71%%%
Note: See TracBrowser for help on using the repository browser.