source: anr/task-hpc.tex @ 367

Last change on this file since 367 was 356, checked in by coach, 13 years ago

1ere Pre-release

  • Property svn:eol-style set to native
  • Property svn:keywords set to Revision HeadURL Id Date
File size: 3.3 KB
Line 
1% vim:set spell:
2% vim:spell spelllang=en:
3
4\begin{taskinfo}
5\let\BULL\leader
6\let\UPMC\enable
7\let\TIMA\enable
8\let\XILINX\enable
9\end{taskinfo}
10%
11\begin{objectif}
12This task deals with the COACH HPC feature that consists in accelerating an existing
13application running on a PC by migrating critical parts into a SoC implemented on an
14FPGA plugged to the PC PCI/X bus (figures~\ref{coach-flow} and \ref{archi-hpc}).
15It consists in:
16\begin{itemize}
17\item Specifying and implementing the communication schemes between the software
18  part running on the PC and the FPGA-SoC.
19\item Providing a performance analysis tool helping user in the HPC partitioning
20  (figure~\ref{archi-hpc}).
21\item Providing support for configuration of the FPGA in order to set up the HPC environment.
22\end{itemize}
23The low level hardware transmission support will be the PCI/X bus which allows high bit-rate
24transfers. The reasons of this choice are that both \altera and \xilinx provide PCI/X IP for
25their FPGA and that GPU HPC softwares use also it.
26%This will allow us at least to be inspired by GPU communication schemes and may be to reuse
27%parts of the GPU softwares.
28\end{objectif}
29%
30\begin{workpackage}
31  \subtask{Implementation of API between PC and FPGA-SoC}
32    \begin{livrable}
33      \itemL{0}{6}{d}{\Sbull}{HPC communication API}{3:0:0}
34        \OtherPartner{0}{6}{\Supmc}{.5:0:0}
35        \OtherPartner{0}{6}{\Stima}{.5:0:0}
36        \setMacroInAuxFile{hpcCommApi}
37        Specification of the API.
38      \itemL{6}{12}{x}{\Supmc}{HPC partitioning helper}{1:0:0}
39        \setMacroInAuxFile{hpcCommHelper}
40        A library implementing the communication API defined in the {\hpcCommApi} deliverable.
41        This library is dedicated to help the end-user to partition an application for HPC.
42      \itemL{21}{27}{x}{\Stima}{HPC API for Linux}{0:2:1.5}
43        \OtherPartner{21}{27}{\Supmc}{0:1.5:1.0}
44        \OtherPartner{21}{27}{\Sbull}{0:0.5:0.5}
45        \setMacroInAuxFile{hpcForLinux}
46        This deliverable groups all the software components to implement the
47        HPC communication API (\NOVERShpcCommApi).
48        \Supmc will develop the Linux part (a C library and a LINUX module),
49        \Stima will develop the FPGA-SoC part (a DNA driver),
50        \Sbull will check this implementation on its demonstrator (\NOVERSbullAppSpecification).
51    \end{livrable}
52%
53\subtask{SystemC model of the PCI/X}
54    This \ST deals with the implementation of SystemC modules
55    required by the neutral architectural template for using the PCI/X IP of \altera and \xilinx.
56    \begin{livrable}
57    \itemL{21}{27}{h}{\Supmc}{PCI/X traffic generator}{0:1:1}
58        The SystemC description of a component that generates PCI/X traffic. It is
59        required to prototype FPGA-SoC dedicated to HPC.
60    \end{livrable}
61%
62\subtask{HPC environment set up}
63% It also includes appropriate SoC-FPGA OS drivers and a modification of the profiling library.
64     \begin{livrable}
65     \itemL{18}{36}{x}{\Stima}{Support for HPC \ganttlf environment set up}{0:3:3}
66      Modification of the CSG software to set-up the HPC environment.
67      The objective is to run easily HPC application and the main features are:
68      automatic calibration of coprocessors (\freqCalibrationVhdl), automatic download of
69      SoC on FPGA (bitstream and application loader), starting the PC and FPGA
70      part of the HPC application.
71     \end{livrable}
72%
73\end{workpackage}
Note: See TracBrowser for help on using the repository browser.