- Timestamp:
- Feb 15, 2010, 5:39:21 PM (15 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
anr/task-7.tex
r189 r190 60 60 The final release of the tutorial. 61 61 \itemV{18}{24}{d}{\Stima}{tutorial} 62 This tutorial shows to generate a complete HW/SW system by using CSG tool.62 This tutorial shows how to generate a complete HW/SW system by using CSG tool. 63 63 \itemV{18}{24}{d}{\Slip}{tutorial} 64 This tutorial shows to apply loop transformations to a task.64 This tutorial shows how to apply loop transformations to a task. 65 65 \itemV{18}{24}{d}{\Sirisa}{tutorial} 66 This tutorial shows to customize a processor to obtain an ASIP.66 This tutorial shows how to customize a processor to obtain an ASIP. 67 67 \itemV{18}{24}{d}{\Subs}{tutorial} 68 68 This tutorial shows how a task can be synthesized by using HLS tools developped in
Note: See TracChangeset
for help on using the changeset viewer.