Changeset 249 for anr


Ignore:
Timestamp:
Feb 17, 2010, 3:15:29 PM (15 years ago)
Author:
coach
Message:

UBS

File:
1 edited

Legend:

Unmodified
Added
Removed
  • anr/section-3.2.tex

    r238 r249  
    4444as much as possible. For this purpose the following scientific and technological barriers
    4545have to be addressed.
    46 
    47 \begin{description}
    48 \item[Design Space Exploration:]
     46        \\
     47        \\
     48%\begin{description}
     49%\item[]
     50\textit{Design Space Exploration:}\\
    4951    The COACH environment will allow to easily map an application described by using a process
    5052        network Model of Computation (MoC) on a shared-memory, MPSoC architecture. COACH will
     
    5254        parameterize the target architecture, and to define the best hardware/software
    5355        partitioning of the application.
    54 
    55 \item[High-Level Synthesis:]
     56        \\
     57        \\
     58%\item[High-Level Synthesis:]
     59\textit{High-Level Synthesis:}\\
    5660    COACH will allow the automatic generation of hardware accelerators when required
    5761        by using High-Level Synthesis (HLS) tools.
     
    6266    COACH will provide a tool which will automatically explore the micro-architectural
    6367        design space of coprocessor.
    64 
    65 \item[High-level code transformation:]
     68\\
     69        \\
     70%\item[High-level code transformation:]
     71\textit{High-level code transformation:}\\
    6672    COACH will allow to optimize the memory usage, to enhance the parallelism through
    6773        loop transformations and parallelization. The challenge is to identify the coarse
     
    7682        Particularly, this includes parallelism exposure and efficient memory mapping.
    7783        COACH will support code transformation by providing a source to source C2C tool.
    78 
    79 \item[Platform based design:]
     84\\
     85        \\
     86%\item[Platform based design:]
     87\textit{Platform based design: }\\
    8088    COACH will define architectural templates that can be customized by adding
    8189    dedicated coprocessors and ASIPs and by fixing template parameters such as
     
    8492    However, the specification of the application will be independant of both the
    8593    architectural template and the target FPGA device.
    86 
    87 \item[Hardware/Software communication middleware:]
     94\\
     95        \\
     96%\item[Hardware/Software communication middleware:]
     97\textit{Hardware/Software communication middleware: }\\
    8898    COACH will implement an homogeneous HW/SW communication infrastructure and
    8999    communication APIs (Application Programming Interface), that will be used for
    90100    communications between software tasks running on embedded processors and
    91101    dedicated hardware coprocessors. This will allow explore the design space by
    92         mapping the tasks of application (described as a process network) on a
     102        mapping the tasks of the application (described as a process network) on a
    93103        shared-memory, MPSoC architecture.
    94 
    95 \item[Processor customization:]
     104\\
     105        \\
     106%\item[Processor customization:]
     107\textit{Processor customization: }\\
    96108ASIP design will be addressed by the COACH project. COACH will allow system designers to explore
    97109the various level of interactions between the original CPU micro-architecture and its
    98110  extension. It will also allow to retarget the compiler instruction-selection pass. Finally,
    99111 COACH will integrate ASIP design in a complete System-level design framework.
    100 
    101 \item [High-Performance Computing:] The main problem in HPC is the communication
     112\\
     113        \\
     114%\item [High-Performance Computing:] The main problem in HPC is the communication
     115\textit{High-Performance Computing: }\\
     116The main problem in HPC is the communication
    102117between the PC and the SoC. This problem has 2 aspects. The first one is the run-time
    103118efficiency. The second is its engineering  cost, especially if one want to refine an
    104119implementation at several abstract levels.
    105 COACH will
    106 
     120COACH will help designer to accelerate applications by migrating critical parts into a
     121SoC embedded into an FPGA device plugged to the PC PCI/X bus.
     122\\
    107123%\item The COACH design flow has a top-down approach. In such a case,
    108124%the required performance of a coprocessor (clock frequency, maximum cycles for
     
    112128%but a strict synthesis constraint.
    113129
    114 \end{description}
    115 
    116 
    117 
     130%\end{description}
    118131
    119132%Presenter les resultats escomptes en proposant si possible des criteres de reussite
Note: See TracChangeset for help on using the changeset viewer.