1 | # |
---|
2 | # $Id: Makefile.Synthesis 96 2008-12-16 19:36:25Z moulu $ |
---|
3 | # |
---|
4 | # [ Description ] |
---|
5 | # |
---|
6 | # Makefile |
---|
7 | # |
---|
8 | |
---|
9 | #-----[ Variables ]---------------------------------------- |
---|
10 | |
---|
11 | DIR_VHDL = . |
---|
12 | DIR_WORK = work |
---|
13 | |
---|
14 | FPGA_CFG_FILE_LOCAL = mkf.info |
---|
15 | FPGA_CFG_FILE_GLOBAL_DIR = $(DIR_MORPHEO)/Behavioural |
---|
16 | FPGA_CFG_FILE_GLOBAL = configure.mkf |
---|
17 | |
---|
18 | FPGA_FILES = $(patsubst $(DIR_CFG_GEN)/%.cfg,%,$(wildcard $(DIR_CFG_GEN)/*.cfg)) \ |
---|
19 | $(patsubst $(DIR_CFG_USER)/%.cfg,%,$(wildcard $(DIR_CFG_USER)/*.cfg)) |
---|
20 | |
---|
21 | FPGA_LOG_FILES = $(patsubst $(DIR_CFG_GEN)/%.cfg,$(DIR_LOG)/%.fpga.log,$(wildcard $(DIR_CFG_GEN)/*.cfg)) \ |
---|
22 | $(patsubst $(DIR_CFG_USER)/%.cfg,$(DIR_LOG)/%.fpga.log,$(wildcard $(DIR_CFG_USER)/*.cfg)) |
---|
23 | #-----[ Rules ]-------------------------------------------- |
---|
24 | .PRECIOUS : $(DIR_LOG)/%.vhdl.log $(DIR_LOG)/%.sim.log |
---|
25 | |
---|
26 | vhdl : execute $(DIR_WORK) |
---|
27 | @\ |
---|
28 | declare -a vhdl_files=($$($(LS) $(DIR_VHDL)/*_Pack.vhdl)); \ |
---|
29 | declare -a log_files=($${vhdl_files[*]/%.vhdl/.vhdl.log}); \ |
---|
30 | if $(TEST) $${#log_files[*]} -ne 0; then $(MAKE) $${log_files[*]/#$(DIR_VHDL)/$(DIR_LOG)}; fi; \ |
---|
31 | declare -a vhdl_files=($$($(LS) $(DIR_VHDL)/*_Testbench.vhdl)); \ |
---|
32 | declare -a log_files=($${vhdl_files[*]/%.vhdl/.vhdl.log}); \ |
---|
33 | if $(TEST) $${#log_files[*]} -ne 0; then $(MAKE) $${log_files[*]/#$(DIR_VHDL)/$(DIR_LOG)}; fi; \ |
---|
34 | declare -a vhdl_files=($$($(LS) $(DIR_VHDL)/*.vhdl|$(GREP_NOT) "(_Pack\.|_Testbench\.)")); \ |
---|
35 | declare -a log_files=($${vhdl_files[*]/%.vhdl/.vhdl.log}); \ |
---|
36 | if $(TEST) $${#log_files[*]} -ne 0; then $(MAKE) $${log_files[*]/#$(DIR_VHDL)/$(DIR_LOG)}; fi; |
---|
37 | |
---|
38 | sim : vhdl |
---|
39 | @\ |
---|
40 | declare -a vhdl_files=($$($(LS) $(DIR_VHDL)/*_Testbench.vhdl)); \ |
---|
41 | declare -a log_files=($${vhdl_files[*]/%.vhdl/.sim.log}); \ |
---|
42 | if $(TEST) $${#log_files[*]} -ne 0; then $(MAKE) $${log_files[*]/#$(DIR_VHDL)/$(DIR_LOG)}; fi; |
---|
43 | |
---|
44 | fpga : sim |
---|
45 | @\ |
---|
46 | $(ECHO) -e "" > $(FPGA_CFG_FILE_LOCAL); \ |
---|
47 | $(ECHO) "files :::::::: $(FPGA_FILES)"; \ |
---|
48 | for file in $(FPGA_FILES); do \ |
---|
49 | declare -a files=($$($(LS) $$file*.vhdl|$(GREP_NOT) "(_Testbench\.)")); \ |
---|
50 | $(ECHO) -e "# $$file" >> $(FPGA_CFG_FILE_LOCAL); \ |
---|
51 | $(ECHO) -e "target_dep\tall\t$$file.ngc" >> $(FPGA_CFG_FILE_LOCAL); \ |
---|
52 | $(ECHO) -e "target_dep\t$$file.ngc\t$$file.prj" >> $(FPGA_CFG_FILE_LOCAL); \ |
---|
53 | $(ECHO) -e "target_dep\t$$file.prj\t$${files[*]}" >> $(FPGA_CFG_FILE_LOCAL); \ |
---|
54 | $(ECHO) -e "" >> $(FPGA_CFG_FILE_LOCAL); \ |
---|
55 | done; \ |
---|
56 | ($(XILINX_ENV); cd $(FPGA_CFG_FILE_GLOBAL_DIR); ./$(FPGA_CFG_FILE_GLOBAL)); \ |
---|
57 | $(MAKE) $(FPGA_LOG_FILES); |
---|
58 | |
---|
59 | $(DIR_LOG)/%.fpga.log : |
---|
60 | @\ |
---|
61 | $(ECHO) "Synthetis on FPGA : $*"; \ |
---|
62 | $(XILINX_ENV); $(MAKE) -f Makefile.mkf $*.ngc &> $@; |
---|
63 | |
---|
64 | $(DIR_WORK) : |
---|
65 | @\ |
---|
66 | $(ECHO) "Create work-space : $@"; \ |
---|
67 | $(MODELTECH_VLIB) $@; |
---|
68 | |
---|
69 | $(DIR_LOG)/%.sim.log : $(DIR_VHDL)/%.vhdl $(DIR_LOG)/%.vhdl.log |
---|
70 | @\ |
---|
71 | $(ECHO) "VHDL's Simulation : $*"; \ |
---|
72 | $(MODELTECH_VSIM) "$(DIR_WORK).`$(BASENAME) $* |$(UPPERtoLOWER)`" &> $@; \ |
---|
73 | declare -i count=`$(GREP) -ch "Test OK" $@`; \ |
---|
74 | if $(TEST) $$count -ne 0; \ |
---|
75 | then echo " $* ... OK"; \ |
---|
76 | else echo " $* ... KO"; exit 1; \ |
---|
77 | fi; |
---|
78 | |
---|
79 | $(DIR_LOG)/%.vhdl.log : $(DIR_VHDL)/%.vhdl |
---|
80 | @\ |
---|
81 | $(ECHO) "VHDL's Compilation : $*"; \ |
---|
82 | $(MODELTECH_VCOM) $< &> $@; |
---|
83 | |
---|
84 | synthesis_clean : |
---|
85 | @\ |
---|
86 | if $(TEST) -f Makefile.mkf; then $(MAKE) -f Makefile.mkf clean; fi; \ |
---|
87 | $(RM) $(DIR_WORK) transcript Makefile.mkf $(FPGA_CFG_FILE_LOCAL) *.wlf; |
---|
88 | |
---|
89 | synthesis_clean_all : synthesis_clean |
---|
90 | |
---|
91 | synthesis_help : |
---|
92 | @\ |
---|
93 | $(ECHO) " -----[ Synthesis ]----------------------------------";\ |
---|
94 | $(ECHO) "";\ |
---|
95 | $(ECHO) " * vhdl : compile all vhdl's file";\ |
---|
96 | $(ECHO) " * sim : simulate all testbench's file";\ |
---|
97 | $(ECHO) " * fpga : synthetis with fpga's tools";\ |
---|
98 | $(ECHO) ""; |
---|