Last change
on this file since 62 was
62,
checked in by rosiere, 17 years ago
|
Modification en profondeur de Component-port_map.
Compilation ok pour Register_unit ... a tester (systemC et vhdl)
|
File size:
1.3 KB
|
Rev | Line | |
---|
[23] | 1 | # |
---|
| 2 | # $Id$ |
---|
| 3 | # |
---|
[62] | 4 | # [ Description ] |
---|
[23] | 5 | # |
---|
| 6 | |
---|
[62] | 7 | #-----[ Simulator ]---------------------------------------- |
---|
[50] | 8 | SIMULATOR = systemcass_deps |
---|
[23] | 9 | |
---|
[62] | 10 | # 3 simulators : |
---|
| 11 | # systemc - SystemC |
---|
[23] | 12 | # systemcass - SystemCASS |
---|
[53] | 13 | # systemcass_deps - Systemcass, and use port dependency information instead of sensitivity list |
---|
[23] | 14 | |
---|
[62] | 15 | #-----[ Flags ]-------------------------------------------- |
---|
[55] | 16 | MORPHEO_FLAGS = -DSYSTEMC \ |
---|
[62] | 17 | -DDEBUG=DEBUG_TRACE |
---|
[56] | 18 | |
---|
[62] | 19 | # -DVHDL \ |
---|
| 20 | # -DVHDL_TESTBENCH \ |
---|
| 21 | # -DVHDL_TESTBENCH_ASSERT \ |
---|
| 22 | # |
---|
| 23 | # -DSTATISTICS \ |
---|
[42] | 24 | # -DCONFIGURATION \ |
---|
| 25 | # -DPOSITION \ |
---|
| 26 | |
---|
[23] | 27 | # Flags : |
---|
[42] | 28 | # DEBUG={level} - Print Debug Message |
---|
| 29 | # SYSTEMC - To generate a systemc's model |
---|
[62] | 30 | # VHDL - To generate a vhdl's models |
---|
[42] | 31 | # VHDL_TESTBENCH (need SYSTEMC) - In the simulation, generate two testbench's file (input and ouput) to validate the vhdl's model |
---|
| 32 | # VHDL_TESTBENCH_ASSERT (need SYSTEMC) - In the simulation, generate in testbench's file an serie of assert |
---|
[62] | 33 | # STATISTICS (need SYSTEMC) - In the simulation, generate a statistics's file |
---|
| 34 | # POSITION - To generate a position's files (it's input of viewer) |
---|
[42] | 35 | # CONFIGURATION - To generate a configuration's file (it's input of viewer and generator) |
---|
Note: See
TracBrowser
for help on using the repository browser.