Last change
on this file since 39 was
38,
checked in by rosiere, 17 years ago
|
Interface et vhdl_testbench : l'appel aux fonction add_input et add_ouput est maintenant réalisé par la classe Interface (et autre).
2 remarques :
- tester avec des sous composants (en particulier les sorties d'un est directement relié au sortie d'un autre)
- Signal_testbench.cpp -> l'optimisé (par exemple pointeur de fonction afin d'éviter le test et le switch)
|
File size:
1.1 KB
|
Line | |
---|
1 | # |
---|
2 | # $Id$ |
---|
3 | # |
---|
4 | # [ Description ] |
---|
5 | # |
---|
6 | |
---|
7 | #-----[ Simulator ]---------------------------------------- |
---|
8 | SIMULATOR = systemcass_deps |
---|
9 | |
---|
10 | # 3 simulators : |
---|
11 | # systemc - SystemC |
---|
12 | # systemcass - SystemCASS |
---|
13 | # systemcass_deps - SystemCASS, and use port dependency information instead of sensitivity list |
---|
14 | |
---|
15 | #-----[ Flags ]-------------------------------------------- |
---|
16 | FLAGS = -DSYSTEMC \ |
---|
17 | -DVHDL \ |
---|
18 | -DVHDL_TESTBENCH \ |
---|
19 | -DSTATISTICS \ |
---|
20 | -DPOSITION \ |
---|
21 | -DCONFIGURATION \ |
---|
22 | -DDEBUG=DEBUG_ALL |
---|
23 | |
---|
24 | |
---|
25 | # Flags : |
---|
26 | # DEBUG={level} - Print Debug Message |
---|
27 | # SYSTEMC - To generate a systemc's model |
---|
28 | # VHDL - To generate a vhdl's models |
---|
29 | # VHDL_TESTBENCH (need SYSTEMC) - In the simulation, generate two testbench's file (input and ouput) to validate the vhdl's model |
---|
30 | # STATISTICS (need SYSTEMC) - In the simulation, generate a statistics's file |
---|
31 | # POSITION - To generate a position's files (it's input of viewer) |
---|
32 | # CONFIGURATION - To generate a configuration's file (it's input of viewer and generator) |
---|
Note: See
TracBrowser
for help on using the repository browser.