[44] | 1 | #FIG 3.2 |
---|
| 2 | Landscape |
---|
| 3 | Center |
---|
| 4 | Inches |
---|
| 5 | Letter |
---|
| 6 | 100.00 |
---|
| 7 | Single |
---|
| 8 | -2 |
---|
| 9 | 1200 2 |
---|
| 10 | 6 4500 5400 5700 5850 |
---|
| 11 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 12 | 5100 5400 5100 5850 4500 5850 4500 5400 5100 5400 |
---|
| 13 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 14 | 5700 5400 5700 5850 5100 5850 5100 5400 5700 5400 |
---|
| 15 | 4 1 0 50 -1 0 8 0.0000 0 75 345 4800 5550 dcache\001 |
---|
| 16 | 4 1 0 50 -1 0 8 0.0000 0 105 375 4800 5775 request\001 |
---|
| 17 | 4 1 0 50 -1 0 8 0.0000 0 75 345 5400 5550 dcache\001 |
---|
| 18 | 4 1 0 50 -1 0 8 0.0000 0 90 375 5400 5775 respons\001 |
---|
| 19 | -6 |
---|
| 20 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 21 | 5100 4200 5100 4650 4500 4650 4500 4200 5100 4200 |
---|
| 22 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 23 | 5100 4800 5100 5250 4500 5250 4500 4800 5100 4800 |
---|
| 24 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 25 | 5700 4800 5700 5250 5100 5250 5100 4800 5700 4800 |
---|
| 26 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 27 | 5100 3600 5100 4050 4500 4050 4500 3600 5100 3600 |
---|
| 28 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[44] | 29 | 5700 4200 5700 4650 5100 4650 5100 4200 5700 4200 |
---|
| 30 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 31 | 6900 4200 6900 4650 5700 4650 5700 4200 6900 4200 |
---|
[44] | 32 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 33 | 7500 4200 7500 4650 6900 4650 6900 4200 7500 4200 |
---|
[44] | 34 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 35 | 5700 3600 5700 4050 5100 4050 5100 3600 5700 3600 |
---|
[44] | 36 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 37 | 6900 3600 6900 4050 5700 4050 5700 3600 6900 3600 |
---|
[44] | 38 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
[45] | 39 | 8100 3600 8100 4050 6900 4050 6900 3600 8100 3600 |
---|
| 40 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 41 | 8700 3600 8700 4050 8100 4050 8100 3600 8700 3600 |
---|
| 42 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 43 | 5100 3000 5100 3450 4500 3450 4500 3000 5100 3000 |
---|
| 44 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 45 | 5700 3000 5700 3450 5100 3450 5100 3000 5700 3000 |
---|
| 46 | 2 4 0 1 0 29 50 -1 20 0.000 0 0 7 0 0 5 |
---|
| 47 | 8100 4200 8100 4650 7500 4650 7500 4200 8100 4200 |
---|
[44] | 48 | 4 2 0 50 -1 0 8 0.0000 0 90 525 4200 3300 Read - Hit\001 |
---|
| 49 | 4 2 0 50 -1 0 8 0.0000 0 90 600 4200 3900 Read - Miss\001 |
---|
| 50 | 4 1 0 50 -1 0 8 0.0000 0 75 345 4800 4350 dcache\001 |
---|
| 51 | 4 1 0 50 -1 0 8 0.0000 0 105 375 4800 4575 request\001 |
---|
| 52 | 4 2 0 50 -1 0 8 0.0000 0 90 570 4200 4350 Write - Hit\001 |
---|
| 53 | 4 2 0 50 -1 0 8 0.0000 0 90 645 4200 4575 Write - Miss\001 |
---|
| 54 | 4 2 0 50 -1 0 8 0.0000 0 90 495 4200 4950 Invalidate\001 |
---|
| 55 | 4 2 0 50 -1 0 8 0.0000 0 75 285 4200 5175 Flush\001 |
---|
| 56 | 4 1 0 50 -1 0 8 0.0000 0 75 345 4800 4950 dcache\001 |
---|
| 57 | 4 1 0 50 -1 0 8 0.0000 0 105 375 4800 5175 request\001 |
---|
| 58 | 4 2 0 50 -1 0 8 0.0000 0 75 255 4200 5550 Lock\001 |
---|
| 59 | 4 2 0 50 -1 0 8 0.0000 0 75 450 4200 5775 Prefetch\001 |
---|
[45] | 60 | 4 1 0 50 -1 0 8 0.0000 0 75 345 5400 4950 dcache\001 |
---|
| 61 | 4 1 0 50 -1 0 8 0.0000 0 90 375 5400 5175 respons\001 |
---|
| 62 | 4 1 0 50 -1 0 8 0.0000 0 75 345 4800 3750 dcache\001 |
---|
| 63 | 4 1 0 50 -1 0 8 0.0000 0 105 375 4800 3975 request\001 |
---|
| 64 | 4 1 0 50 -1 0 8 0.0000 0 75 225 5400 4350 VCI\001 |
---|
| 65 | 4 1 0 50 -1 0 8 0.0000 0 105 375 5400 4575 request\001 |
---|
| 66 | 4 1 0 50 -1 0 8 0.0000 0 90 750 6300 4425 memory access\001 |
---|
| 67 | 4 1 0 50 -1 0 8 0.0000 0 75 225 7200 4350 VCI\001 |
---|
| 68 | 4 1 0 50 -1 0 8 0.0000 0 90 375 7200 4575 respons\001 |
---|
| 69 | 4 1 0 50 -1 0 8 0.0000 0 75 225 5400 3750 VCI\001 |
---|
| 70 | 4 1 0 50 -1 0 8 0.0000 0 105 375 5400 3975 request\001 |
---|
| 71 | 4 1 0 50 -1 0 8 0.0000 0 90 750 6300 3825 memory access\001 |
---|
| 72 | 4 1 0 50 -1 0 8 0.0000 0 75 225 7500 3750 VCI\001 |
---|
| 73 | 4 1 0 50 -1 0 8 0.0000 0 90 375 7500 3975 respons\001 |
---|
| 74 | 4 1 0 50 -1 0 8 0.0000 0 75 345 8400 3750 dcache\001 |
---|
| 75 | 4 1 0 50 -1 0 8 0.0000 0 90 375 8400 3975 respons\001 |
---|
| 76 | 4 1 0 50 -1 0 8 0.0000 0 75 345 4800 3150 dcache\001 |
---|
| 77 | 4 1 0 50 -1 0 8 0.0000 0 105 375 4800 3375 request\001 |
---|
| 78 | 4 1 0 50 -1 0 8 0.0000 0 75 345 5400 3150 dcache\001 |
---|
| 79 | 4 1 0 50 -1 0 8 0.0000 0 90 375 5400 3375 respons\001 |
---|
| 80 | 4 1 0 50 -1 0 8 0.0000 0 75 345 7800 4350 dcache\001 |
---|
| 81 | 4 1 0 50 -1 0 8 0.0000 0 90 375 7800 4575 respons\001 |
---|