Changeset 88 for trunk/IPs/systemC/processor/Morpheo/Documentation/Source/Schema/MORPHEO_micro_architecture-overview.fig

Timestamp:

Dec 10, 2008, 7:31:39 PM (16 years ago)

Author:

rosiere

Message:

Almost complete design
with Test and test platform

File:

• trunk/IPs/systemC/processor/Morpheo/Documentation/Source/Schema/MORPHEO_micro_architecture-overview.fig (modified) (4 diffs)

trunk/IPs/systemC/processor/Morpheo/Documentation/Source/Schema/MORPHEO_micro_architecture-overview.fig

@@ -1 @@
-#FIG 3.2  Produced by xfig version 3.2.5
+#FIG 3.2
 Landscape
 Center
@@ -8 +8 @@
 -2
 1200 2
-6 4770 3240 5490 3690
-2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
-         5490 3690 4770 3690 4770 3240 5490 3240 5490 3690
-4 1 0 50 -1 -1 12 0.0000 4 120 645 5130 3420 context\001
-4 1 0 50 -1 -1 12 0.0000 4 120 420 5130 3600 state\001
--6
 6 8370 3690 9090 4140
 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          9090 4140 8370 4140 8370 3690 9090 3690 9090 4140
-4 1 0 50 -1 -1 12 0.0000 4 150 390 8730 3960 read\001
+4 1 0 50 -1 -1 12 0.0000 4 135 330 8730 3960 read\001
 -6
 6 11250 3690 11970 4140
 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          11970 4140 11250 4140 11250 3690 11970 3690 11970 4140
-4 1 0 50 -1 -1 12 0.0000 4 150 450 11610 3960 write\001
+4 1 0 50 -1 -1 12 0.0000 4 135 390 11610 3960 write\001
 -6
 6 9810 2475 10530 2925
 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          10530 2925 9810 2925 9810 2475 10530 2475 10530 2925
-4 1 0 50 -1 -1 12 0.0000 4 165 345 10170 2835 port\001
-4 1 0 50 -1 -1 12 0.0000 4 150 630 10170 2655 dcache\001
+4 1 0 50 -1 -1 12 0.0000 4 150 300 10170 2835 port\001
+4 1 0 50 -1 -1 12 0.0000 4 135 540 10170 2655 dcache\001
 -6
 6 3825 3060 4635 3510
 2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
          4590 3510 3870 3510 3870 3060 4590 3060 4590 3510
-4 1 0 50 -1 -1 12 0.0000 4 195 780 4230 3330 predictor\001
--6
-6 2970 3690 3690 4140
-2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
-         3690 4140 2970 4140 2970 3690 3690 3690 3690 4140
-4 1 0 50 -1 -1 12 0.0000 4 150 435 3330 3960 fetch\001
+4 1 0 50 -1 -1 12 0.0000 4 180 675 4230 3330 predictor\001
 -6
 6 1890 3690 2610 4140
 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          2610 4140 1890 4140 1890 3690 2610 3690 2610 4140
-4 1 0 50 -1 -1 12 0.0000 4 165 345 2250 4050 port\001
-4 1 0 50 -1 -1 12 0.0000 4 150 570 2250 3870 icache\001
+4 1 0 50 -1 -1 12 0.0000 4 150 300 2250 4050 port\001
+4 1 0 50 -1 -1 12 0.0000 4 135 495 2250 3870 icache\001
 -6
 6 1800 4590 5265 5355
@@ -53 +42 @@
 2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
          2160 5310 1800 5310 1800 5130 2160 5130 2160 5310
-4 0 0 50 -1 -1 12 0.0000 4 195 660 2340 4770 Groupe\001
-4 0 0 50 -1 -1 12 0.0000 4 195 2610 2340 5310 Une occurence dans le groupe\001
-4 0 0 50 -1 -1 12 0.0000 4 195 3120 2340 5040 Plusieurs occurences dans le groupe\001
+4 0 0 50 -1 -1 12 0.0000 4 180 555 2340 4770 Groupe\001
+4 0 0 50 -1 -1 12 0.0000 4 180 2280 2340 5310 Une occurence dans le groupe\001
+4 0 0 50 -1 -1 12 0.0000 4 180 2760 2340 5040 Plusieurs occurences dans le groupe\001
 -6
 6 6570 3015 7290 3465
 2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
          7290 3465 6570 3465 6570 3015 7290 3015 7290 3465
-4 1 0 50 -1 -1 12 0.0000 4 150 645 6930 3285 commit\001
--6
-6 4770 3690 5490 4140
-2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
-         5490 4140 4770 4140 4770 3690 5490 3690 5490 4140
-4 1 0 50 -1 0 12 0.0000 4 150 525 5130 3960 decod\001
+4 1 0 50 -1 -1 12 0.0000 4 135 555 6930 3285 commit\001
 -6
 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 4
@@ -165 +149 @@
 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          10530 3870 9810 3870 9810 3420 10530 3420 10530 3870
+2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
+         3690 4140 2970 4140 2970 3690 3690 3690 3690 4140
+2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
+         5490 4140 4770 4140 4770 3690 5490 3690 5490 4140
 2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
+         5490 3690 4770 3690 4770 3240 5490 3240 5490 3690
+2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
          6570 4140 5850 4140 5850 3690 6570 3690 6570 4140
-4 1 0 50 -1 -1 12 0.0000 4 195 660 10170 4905 register\001
-4 1 0 50 -1 -1 12 1.5708 4 150 510 10935 3915 select\001
-4 1 0 50 -1 -1 12 1.5708 4 150 510 9495 3915 select\001
-4 0 1 50 -1 -1 12 0.0000 4 150 435 1710 2205 Core\001
-4 0 1 50 -1 -1 12 0.0000 4 150 855 2790 2790 Front End\001
-4 0 1 50 -1 -1 12 0.0000 4 195 1365 8190 3015 Execution Loop\001
-4 0 1 50 -1 -1 12 0.0000 4 195 1770 5760 2520 Out Of Order Engine\001
-4 1 0 50 -1 -1 12 1.5708 4 150 510 7875 3600 select\001
-4 1 0 50 -1 -1 12 0.0000 4 120 690 10170 4230 execute\001
-4 1 0 50 -1 -1 12 0.0000 4 150 720 10170 3690 memory\001
-4 1 0 50 -1 0 12 0.0000 4 105 660 6210 3960 rename\001
+4 1 0 50 -1 -1 12 0.0000 4 180 585 10170 4905 register\001
+4 1 0 50 -1 -1 12 1.5708 4 135 465 10935 3915 select\001
+4 1 0 50 -1 -1 12 1.5708 4 135 465 9495 3915 select\001
+4 0 1 50 -1 -1 12 0.0000 4 135 360 1710 2205 Core\001
+4 0 1 50 -1 -1 12 0.0000 4 135 750 2790 2790 Front End\001
+4 0 1 50 -1 -1 12 0.0000 4 180 1185 8190 3015 Execution Loop\001
+4 0 1 50 -1 -1 12 0.0000 4 180 1575 5760 2520 Out Of Order Engine\001
+4 1 0 50 -1 -1 12 1.5708 4 135 465 7875 3600 select\001
+4 1 0 50 -1 -1 12 0.0000 4 105 600 10170 4230 execute\001
+4 1 0 50 -1 -1 12 0.0000 4 135 600 10170 3690 memory\001
+4 1 0 50 -1 0 12 0.0000 4 90 555 6210 3960 rename\001
+4 1 0 50 -1 -1 12 0.0000 4 135 390 3330 3960 fetch\001
+4 1 0 50 -1 0 12 0.0000 4 135 450 5130 3960 decod\001
+4 1 0 50 -1 -1 12 0.0000 4 105 570 5130 3420 context\001
+4 1 0 50 -1 -1 12 0.0000 4 105 390 5130 3600 state\001