[15] | 1 | Running: d:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Core MPI/CORE_MPI/MultiMPITest_isim_beh.exe -prj C:/Core MPI/CORE_MPI/MultiMPITest_beh.prj work.MultiMPITest |
---|
| 2 | ISim M.70d (signature 0x16fbe694) |
---|
| 3 | Number of CPUs detected in this system: 8 |
---|
| 4 | Turning on mult-threading, number of parallel sub-compilation jobs: 16 |
---|
| 5 | Determining compilation order of HDL files |
---|
| 6 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/CoreTypes.vhd" into library NocLib |
---|
| 7 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/RAM_256.vhd" into library NocLib |
---|
| 8 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/Arbiter.vhd" into library NocLib |
---|
| 9 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER8_8.VHD" into library NocLib |
---|
| 10 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER7_7.VHD" into library NocLib |
---|
| 11 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER6_6.VHD" into library NocLib |
---|
| 12 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER5_5.VHD" into library NocLib |
---|
| 13 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER4_4.VHD" into library NocLib |
---|
| 14 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER3_3.VHD" into library NocLib |
---|
| 15 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER2_2.VHD" into library NocLib |
---|
| 16 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER16_16.VHD" into library NocLib |
---|
| 17 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER15_15.VHD" into library NocLib |
---|
| 18 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER14_14.VHD" into library NocLib |
---|
| 19 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER13_13.VHD" into library NocLib |
---|
| 20 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SCHEDULER12_12.VHD" into library NocLib |
---|
| 21 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/FIFO_256_FWFT.vhd" into library NocLib |
---|
| 22 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/Crossbit.vhd" into library NocLib |
---|
| 23 | Parsing VHDL file "C:/Core MPI/CORE_MPI/round_robbin_machine.vhd" into library work |
---|
| 24 | Parsing VHDL file "C:/Core MPI/CORE_MPI/Packet_type.vhd" into library work |
---|
| 25 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MUX8.vhd" into library work |
---|
| 26 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MUX1.vhd" into library work |
---|
| 27 | Parsing VHDL file "C:/Core MPI/CORE_MPI/DEMUX1.vhd" into library work |
---|
| 28 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/Scheduler.vhd" into library NocLib |
---|
| 29 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/OUTPUT_PORT_MODULE.vhd" into library NocLib |
---|
| 30 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/INPUT_PORT_MODULE.vhd" into library NocLib |
---|
| 31 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/Crossbar.vhd" into library NocLib |
---|
| 32 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MPI_CORE_SCHEDULER.vhd" into library work |
---|
| 33 | Parsing VHDL file "C:/Core MPI/CORE_MPI/load_instr.vhd" into library work |
---|
| 34 | Parsing VHDL file "C:/Core MPI/CORE_MPI/FIFO_64_FWFT.vhd" into library work |
---|
| 35 | Parsing VHDL file "C:/Core MPI/CORE_MPI/EX4_FSM.vhd" into library work |
---|
| 36 | Parsing VHDL file "C:/Core MPI/CORE_MPI/EX3_FSM.vhd" into library work |
---|
| 37 | Parsing VHDL file "C:/Core MPI/CORE_MPI/EX2_FSM.vhd" into library work |
---|
| 38 | Parsing VHDL file "C:/Core MPI/CORE_MPI/EX1_FSM.vhd" into library work |
---|
| 39 | Parsing VHDL file "C:/Core MPI/CORE_MPI/Ex0_Fsm.vhd" into library work |
---|
| 40 | Parsing VHDL file "C:/Core MPI/CORE_MPI/DMA_ARBITER.vhd" into library work |
---|
| 41 | Parsing VHDL file "C:/Core MPI/CORE_MPI/../SWITCH_GENERIC_16_16/SWITCH_GEN.vhd" into library NocLib |
---|
| 42 | Parsing VHDL file "C:/Core MPI/CORE_MPI/RAM_32_32.vhd" into library work |
---|
| 43 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MPI_RMA.vhd" into library work |
---|
| 44 | Parsing VHDL file "C:/Core MPI/CORE_MPI/CORE_MPI.vhd" into library work |
---|
| 45 | Parsing VHDL file "C:/Core MPI/CORE_MPI/PE.vhd" into library work |
---|
| 46 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MPI_NOC.vhd" into library work |
---|
| 47 | Parsing VHDL file "C:/Core MPI/CORE_MPI/MultiMPITest.vhd" into library work |
---|
| 48 | Starting static elaboration |
---|
| 49 | WARNING:HDLCompiler:1242 - "N:/M.70d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3181: Warning: "NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0" |
---|
| 50 | Completed static elaboration |
---|
| 51 | Using precompiled package standard from library std |
---|
| 52 | Using precompiled package std_logic_1164 from library ieee |
---|
| 53 | Using precompiled package numeric_std from library ieee |
---|
| 54 | Using precompiled package std_logic_arith from library ieee |
---|
| 55 | Using precompiled package std_logic_unsigned from library ieee |
---|
| 56 | Compiling package coretypes |
---|
| 57 | Compiling package packet_type |
---|
| 58 | Compiling package mpi_rma |
---|
| 59 | Compiling architecture behavioral of entity ram_256 [ram_256_default] |
---|
| 60 | Compiling architecture behavioral of entity fifo_256_fwft [fifo_256_fwft_default] |
---|
| 61 | Compiling architecture behavioral of entity input_port_module [\INPUT_PORT_MODULE(4,1)\] |
---|
| 62 | Compiling architecture behavioral of entity input_port_module [\INPUT_PORT_MODULE(4,2)\] |
---|
| 63 | Compiling architecture behavioral of entity input_port_module [\INPUT_PORT_MODULE(4,3)\] |
---|
| 64 | Compiling architecture behavioral of entity input_port_module [\INPUT_PORT_MODULE(4,4)\] |
---|
| 65 | Compiling architecture behavioral_description of entity output_port_module [output_port_module_default] |
---|
| 66 | Compiling architecture behavioral of entity crossbit [\Crossbit(4)\] |
---|
| 67 | Compiling architecture behavioral of entity crossbar [\Crossbar(4)\] |
---|
| 68 | Compiling architecture behavioral of entity arbiter [arbiter_default] |
---|
| 69 | Compiling architecture behavioral of entity scheduler4_4 [scheduler4_4_default] |
---|
| 70 | Compiling architecture behavioral of entity scheduler [\Scheduler(4)\] |
---|
| 71 | Compiling architecture behavioral of entity switch_gen [\SWITCH_GEN(4)\] |
---|
| 72 | Compiling architecture behavioral of entity fifo_64_fwft [fifo_64_fwft_default] |
---|
| 73 | Compiling architecture behavioral of entity load_instr [load_instr_default] |
---|
| 74 | Compiling architecture behavioral of entity ex0_fsm [\Ex0_Fsm(7,0,31,0,31,0)\] |
---|
| 75 | Compiling architecture behavioral of entity ex1_fsm [ex1_fsm_default] |
---|
| 76 | Compiling architecture behavioral of entity ex2_fsm [\EX2_FSM(('0','0','0','1'),('0',...] |
---|
| 77 | Compiling architecture behavioral of entity ex3_fsm [\EX3_FSM(('0','0','0','0','0','0...] |
---|
| 78 | Compiling architecture behavioral of entity ex4_fsm [ex4_fsm_default] |
---|
| 79 | Compiling architecture behavioral of entity dma_arbiter [dma_arbiter_default] |
---|
| 80 | Compiling architecture behavioral of entity round_robbin_machine [round_robbin_machine_default] |
---|
| 81 | Compiling architecture behavioral of entity mux1 [mux1_default] |
---|
| 82 | Compiling architecture behavioral of entity demux1 [demux1_default] |
---|
| 83 | Compiling architecture behavioral of entity mux8 [mux8_default] |
---|
| 84 | Compiling architecture behavioral of entity mpi_core_scheduler [mpi_core_scheduler_default] |
---|
| 85 | Compiling architecture structural of entity core_mpi [core_mpi_default] |
---|
| 86 | Compiling architecture structural of entity mpi_noc [\MPI_NOC(4)\] |
---|
| 87 | Compiling architecture behavioral of entity ram_v [\RAM_v(8,16)\] |
---|
| 88 | Compiling architecture behavioral of entity pe [\PE(1)\] |
---|
| 89 | Compiling architecture behavioral of entity pe [\PE(0)\] |
---|
| 90 | Compiling architecture behavior of entity multimpitest |
---|
| 91 | Time Resolution for simulation is 1ps. |
---|
| 92 | Waiting for 20 sub-compilation(s) to finish... |
---|
| 93 | Compiled 71 VHDL Units |
---|
| 94 | Built simulation executable C:/Core MPI/CORE_MPI/MultiMPITest_isim_beh.exe |
---|
| 95 | Fuse Memory Usage: 42976 KB |
---|
| 96 | Fuse CPU Usage: 1512 ms |
---|