[83] | 1 | # TCL File Generated by Component Editor 13.1 |
---|
[87] | 2 | # Mon Mar 03 15:31:24 CET 2014 |
---|
[83] | 3 | # DO NOT MODIFY |
---|
| 4 | |
---|
| 5 | |
---|
| 6 | # |
---|
| 7 | # audio_codec "audio_codec" v1.0 |
---|
[87] | 8 | # 2014.03.03.15:31:24 |
---|
[83] | 9 | # |
---|
| 10 | # |
---|
| 11 | |
---|
| 12 | # |
---|
| 13 | # request TCL package from ACDS 13.1 |
---|
| 14 | # |
---|
| 15 | package require -exact qsys 13.1 |
---|
| 16 | |
---|
| 17 | |
---|
| 18 | # |
---|
| 19 | # module audio_codec |
---|
| 20 | # |
---|
| 21 | set_module_property DESCRIPTION "" |
---|
| 22 | set_module_property NAME audio_codec |
---|
| 23 | set_module_property VERSION 1.0 |
---|
| 24 | set_module_property INTERNAL false |
---|
| 25 | set_module_property OPAQUE_ADDRESS_MAP true |
---|
| 26 | set_module_property GROUP smartEEG |
---|
| 27 | set_module_property AUTHOR "" |
---|
| 28 | set_module_property DISPLAY_NAME audio_codec |
---|
| 29 | set_module_property INSTANTIATE_IN_SYSTEM_MODULE true |
---|
| 30 | set_module_property EDITABLE true |
---|
| 31 | set_module_property ANALYZE_HDL AUTO |
---|
| 32 | set_module_property REPORT_TO_TALKBACK false |
---|
| 33 | set_module_property ALLOW_GREYBOX_GENERATION false |
---|
| 34 | |
---|
| 35 | |
---|
| 36 | # |
---|
| 37 | # file sets |
---|
| 38 | # |
---|
| 39 | add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" "" |
---|
| 40 | set_fileset_property QUARTUS_SYNTH TOP_LEVEL audio_codec |
---|
| 41 | set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false |
---|
| 42 | add_fileset_file audio_codec.v VERILOG PATH audio_codec.v TOP_LEVEL_FILE |
---|
| 43 | |
---|
[87] | 44 | add_fileset SIM_VERILOG SIM_VERILOG "" "" |
---|
| 45 | set_fileset_property SIM_VERILOG TOP_LEVEL audio_codec |
---|
| 46 | set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false |
---|
| 47 | add_fileset_file audio_codec.v VERILOG PATH audio_codec.v |
---|
[83] | 48 | |
---|
[87] | 49 | |
---|
[83] | 50 | # |
---|
| 51 | # parameters |
---|
| 52 | # |
---|
| 53 | |
---|
| 54 | |
---|
| 55 | # |
---|
| 56 | # display items |
---|
| 57 | # |
---|
| 58 | |
---|
| 59 | |
---|
| 60 | # |
---|
| 61 | # connection point clock |
---|
| 62 | # |
---|
| 63 | add_interface clock clock end |
---|
| 64 | set_interface_property clock clockRate 0 |
---|
| 65 | set_interface_property clock ENABLED true |
---|
| 66 | set_interface_property clock EXPORT_OF "" |
---|
| 67 | set_interface_property clock PORT_NAME_MAP "" |
---|
| 68 | set_interface_property clock CMSIS_SVD_VARIABLES "" |
---|
| 69 | set_interface_property clock SVD_ADDRESS_GROUP "" |
---|
| 70 | |
---|
| 71 | add_interface_port clock clk clk Input 1 |
---|
| 72 | |
---|
| 73 | |
---|
| 74 | # |
---|
| 75 | # connection point reset |
---|
| 76 | # |
---|
| 77 | add_interface reset reset end |
---|
| 78 | set_interface_property reset associatedClock clock |
---|
| 79 | set_interface_property reset synchronousEdges DEASSERT |
---|
| 80 | set_interface_property reset ENABLED true |
---|
| 81 | set_interface_property reset EXPORT_OF "" |
---|
| 82 | set_interface_property reset PORT_NAME_MAP "" |
---|
| 83 | set_interface_property reset CMSIS_SVD_VARIABLES "" |
---|
| 84 | set_interface_property reset SVD_ADDRESS_GROUP "" |
---|
| 85 | |
---|
| 86 | add_interface_port reset reset reset Input 1 |
---|
| 87 | |
---|
| 88 | |
---|
| 89 | # |
---|
| 90 | # connection point ctrl |
---|
| 91 | # |
---|
| 92 | add_interface ctrl avalon end |
---|
| 93 | set_interface_property ctrl addressUnits WORDS |
---|
| 94 | set_interface_property ctrl associatedClock clock |
---|
| 95 | set_interface_property ctrl associatedReset reset |
---|
| 96 | set_interface_property ctrl bitsPerSymbol 8 |
---|
| 97 | set_interface_property ctrl burstOnBurstBoundariesOnly false |
---|
| 98 | set_interface_property ctrl burstcountUnits WORDS |
---|
| 99 | set_interface_property ctrl explicitAddressSpan 0 |
---|
| 100 | set_interface_property ctrl holdTime 0 |
---|
| 101 | set_interface_property ctrl linewrapBursts false |
---|
| 102 | set_interface_property ctrl maximumPendingReadTransactions 0 |
---|
| 103 | set_interface_property ctrl readLatency 0 |
---|
| 104 | set_interface_property ctrl readWaitTime 1 |
---|
| 105 | set_interface_property ctrl setupTime 0 |
---|
| 106 | set_interface_property ctrl timingUnits Cycles |
---|
| 107 | set_interface_property ctrl writeWaitTime 0 |
---|
| 108 | set_interface_property ctrl ENABLED true |
---|
| 109 | set_interface_property ctrl EXPORT_OF "" |
---|
| 110 | set_interface_property ctrl PORT_NAME_MAP "" |
---|
| 111 | set_interface_property ctrl CMSIS_SVD_VARIABLES "" |
---|
| 112 | set_interface_property ctrl SVD_ADDRESS_GROUP "" |
---|
| 113 | |
---|
| 114 | add_interface_port ctrl avs_ctrl_address address Input 8 |
---|
| 115 | add_interface_port ctrl avs_ctrl_read read Input 1 |
---|
| 116 | add_interface_port ctrl avs_ctrl_readdata readdata Output 32 |
---|
| 117 | add_interface_port ctrl avs_ctrl_write write Input 1 |
---|
| 118 | add_interface_port ctrl avs_ctrl_writedata writedata Input 32 |
---|
| 119 | add_interface_port ctrl avs_ctrl_waitrequest waitrequest Output 1 |
---|
| 120 | set_interface_assignment ctrl embeddedsw.configuration.isFlash 0 |
---|
| 121 | set_interface_assignment ctrl embeddedsw.configuration.isMemoryDevice 0 |
---|
| 122 | set_interface_assignment ctrl embeddedsw.configuration.isNonVolatileStorage 0 |
---|
| 123 | set_interface_assignment ctrl embeddedsw.configuration.isPrintableDevice 0 |
---|
| 124 | |
---|
| 125 | |
---|
| 126 | # |
---|
| 127 | # connection point raw_audio |
---|
| 128 | # |
---|
| 129 | add_interface raw_audio avalon_streaming end |
---|
| 130 | set_interface_property raw_audio associatedClock clock |
---|
| 131 | set_interface_property raw_audio associatedReset reset |
---|
| 132 | set_interface_property raw_audio dataBitsPerSymbol 8 |
---|
| 133 | set_interface_property raw_audio errorDescriptor "" |
---|
| 134 | set_interface_property raw_audio firstSymbolInHighOrderBits true |
---|
| 135 | set_interface_property raw_audio maxChannel 0 |
---|
| 136 | set_interface_property raw_audio readyLatency 0 |
---|
| 137 | set_interface_property raw_audio ENABLED true |
---|
| 138 | set_interface_property raw_audio EXPORT_OF "" |
---|
| 139 | set_interface_property raw_audio PORT_NAME_MAP "" |
---|
| 140 | set_interface_property raw_audio CMSIS_SVD_VARIABLES "" |
---|
| 141 | set_interface_property raw_audio SVD_ADDRESS_GROUP "" |
---|
| 142 | |
---|
| 143 | add_interface_port raw_audio asi_raw_audio_data data Input 32 |
---|
| 144 | add_interface_port raw_audio asi_raw_audio_ready ready Output 1 |
---|
| 145 | add_interface_port raw_audio asi_raw_audio_valid valid Input 1 |
---|
| 146 | |
---|
| 147 | |
---|
| 148 | # |
---|
| 149 | # connection point comp_audio |
---|
| 150 | # |
---|
| 151 | add_interface comp_audio avalon_streaming start |
---|
| 152 | set_interface_property comp_audio associatedClock clock |
---|
| 153 | set_interface_property comp_audio associatedReset reset |
---|
| 154 | set_interface_property comp_audio dataBitsPerSymbol 8 |
---|
| 155 | set_interface_property comp_audio errorDescriptor "" |
---|
| 156 | set_interface_property comp_audio firstSymbolInHighOrderBits true |
---|
| 157 | set_interface_property comp_audio maxChannel 0 |
---|
| 158 | set_interface_property comp_audio readyLatency 0 |
---|
| 159 | set_interface_property comp_audio ENABLED true |
---|
| 160 | set_interface_property comp_audio EXPORT_OF "" |
---|
| 161 | set_interface_property comp_audio PORT_NAME_MAP "" |
---|
| 162 | set_interface_property comp_audio CMSIS_SVD_VARIABLES "" |
---|
| 163 | set_interface_property comp_audio SVD_ADDRESS_GROUP "" |
---|
| 164 | |
---|
| 165 | add_interface_port comp_audio aso_comp_audio_data data Output 32 |
---|
| 166 | add_interface_port comp_audio aso_comp_audio_ready ready Input 1 |
---|
| 167 | add_interface_port comp_audio aso_comp_audio_valid valid Output 1 |
---|
| 168 | |
---|