1 | # TCL File Generated by Component Editor 13.1 |
---|
2 | # Fri Feb 28 18:03:07 CET 2014 |
---|
3 | # DO NOT MODIFY |
---|
4 | |
---|
5 | |
---|
6 | # |
---|
7 | # stream_merger "stream_merger" v1.0 |
---|
8 | # 2014.02.28.18:03:07 |
---|
9 | # |
---|
10 | # |
---|
11 | |
---|
12 | # |
---|
13 | # request TCL package from ACDS 13.1 |
---|
14 | # |
---|
15 | package require -exact qsys 13.1 |
---|
16 | |
---|
17 | |
---|
18 | # |
---|
19 | # module stream_merger |
---|
20 | # |
---|
21 | set_module_property DESCRIPTION "" |
---|
22 | set_module_property NAME stream_merger |
---|
23 | set_module_property VERSION 1.0 |
---|
24 | set_module_property INTERNAL false |
---|
25 | set_module_property OPAQUE_ADDRESS_MAP true |
---|
26 | set_module_property GROUP smartEEG |
---|
27 | set_module_property AUTHOR "" |
---|
28 | set_module_property DISPLAY_NAME stream_merger |
---|
29 | set_module_property INSTANTIATE_IN_SYSTEM_MODULE true |
---|
30 | set_module_property EDITABLE true |
---|
31 | set_module_property ANALYZE_HDL AUTO |
---|
32 | set_module_property REPORT_TO_TALKBACK false |
---|
33 | set_module_property ALLOW_GREYBOX_GENERATION false |
---|
34 | |
---|
35 | |
---|
36 | # |
---|
37 | # file sets |
---|
38 | # |
---|
39 | add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" "" |
---|
40 | set_fileset_property QUARTUS_SYNTH TOP_LEVEL stream_merger |
---|
41 | set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false |
---|
42 | add_fileset_file stream_merger.v VERILOG PATH stream_merger.v TOP_LEVEL_FILE |
---|
43 | |
---|
44 | |
---|
45 | # |
---|
46 | # parameters |
---|
47 | # |
---|
48 | |
---|
49 | |
---|
50 | # |
---|
51 | # display items |
---|
52 | # |
---|
53 | |
---|
54 | |
---|
55 | # |
---|
56 | # connection point clock |
---|
57 | # |
---|
58 | add_interface clock clock end |
---|
59 | set_interface_property clock clockRate 0 |
---|
60 | set_interface_property clock ENABLED true |
---|
61 | set_interface_property clock EXPORT_OF "" |
---|
62 | set_interface_property clock PORT_NAME_MAP "" |
---|
63 | set_interface_property clock CMSIS_SVD_VARIABLES "" |
---|
64 | set_interface_property clock SVD_ADDRESS_GROUP "" |
---|
65 | |
---|
66 | add_interface_port clock clk clk Input 1 |
---|
67 | |
---|
68 | |
---|
69 | # |
---|
70 | # connection point reset |
---|
71 | # |
---|
72 | add_interface reset reset end |
---|
73 | set_interface_property reset associatedClock clock |
---|
74 | set_interface_property reset synchronousEdges DEASSERT |
---|
75 | set_interface_property reset ENABLED true |
---|
76 | set_interface_property reset EXPORT_OF "" |
---|
77 | set_interface_property reset PORT_NAME_MAP "" |
---|
78 | set_interface_property reset CMSIS_SVD_VARIABLES "" |
---|
79 | set_interface_property reset SVD_ADDRESS_GROUP "" |
---|
80 | |
---|
81 | add_interface_port reset reset reset Input 1 |
---|
82 | |
---|
83 | |
---|
84 | # |
---|
85 | # connection point ctrl |
---|
86 | # |
---|
87 | add_interface ctrl avalon end |
---|
88 | set_interface_property ctrl addressUnits WORDS |
---|
89 | set_interface_property ctrl associatedClock clock |
---|
90 | set_interface_property ctrl associatedReset reset |
---|
91 | set_interface_property ctrl bitsPerSymbol 8 |
---|
92 | set_interface_property ctrl burstOnBurstBoundariesOnly false |
---|
93 | set_interface_property ctrl burstcountUnits WORDS |
---|
94 | set_interface_property ctrl explicitAddressSpan 0 |
---|
95 | set_interface_property ctrl holdTime 0 |
---|
96 | set_interface_property ctrl linewrapBursts false |
---|
97 | set_interface_property ctrl maximumPendingReadTransactions 0 |
---|
98 | set_interface_property ctrl readLatency 0 |
---|
99 | set_interface_property ctrl readWaitTime 1 |
---|
100 | set_interface_property ctrl setupTime 0 |
---|
101 | set_interface_property ctrl timingUnits Cycles |
---|
102 | set_interface_property ctrl writeWaitTime 0 |
---|
103 | set_interface_property ctrl ENABLED true |
---|
104 | set_interface_property ctrl EXPORT_OF "" |
---|
105 | set_interface_property ctrl PORT_NAME_MAP "" |
---|
106 | set_interface_property ctrl CMSIS_SVD_VARIABLES "" |
---|
107 | set_interface_property ctrl SVD_ADDRESS_GROUP "" |
---|
108 | |
---|
109 | add_interface_port ctrl avs_s0_address address Input 8 |
---|
110 | add_interface_port ctrl avs_s0_read read Input 1 |
---|
111 | add_interface_port ctrl avs_s0_readdata readdata Output 32 |
---|
112 | add_interface_port ctrl avs_s0_write write Input 1 |
---|
113 | add_interface_port ctrl avs_s0_writedata writedata Input 32 |
---|
114 | add_interface_port ctrl avs_s0_waitrequest waitrequest Output 1 |
---|
115 | set_interface_assignment ctrl embeddedsw.configuration.isFlash 0 |
---|
116 | set_interface_assignment ctrl embeddedsw.configuration.isMemoryDevice 0 |
---|
117 | set_interface_assignment ctrl embeddedsw.configuration.isNonVolatileStorage 0 |
---|
118 | set_interface_assignment ctrl embeddedsw.configuration.isPrintableDevice 0 |
---|
119 | |
---|
120 | |
---|
121 | # |
---|
122 | # connection point raw_video |
---|
123 | # |
---|
124 | add_interface raw_video avalon_streaming end |
---|
125 | set_interface_property raw_video associatedClock clock |
---|
126 | set_interface_property raw_video associatedReset reset |
---|
127 | set_interface_property raw_video dataBitsPerSymbol 8 |
---|
128 | set_interface_property raw_video errorDescriptor "" |
---|
129 | set_interface_property raw_video firstSymbolInHighOrderBits true |
---|
130 | set_interface_property raw_video maxChannel 0 |
---|
131 | set_interface_property raw_video readyLatency 0 |
---|
132 | set_interface_property raw_video ENABLED true |
---|
133 | set_interface_property raw_video EXPORT_OF "" |
---|
134 | set_interface_property raw_video PORT_NAME_MAP "" |
---|
135 | set_interface_property raw_video CMSIS_SVD_VARIABLES "" |
---|
136 | set_interface_property raw_video SVD_ADDRESS_GROUP "" |
---|
137 | |
---|
138 | add_interface_port raw_video asi_raw_video_data data Input 32 |
---|
139 | add_interface_port raw_video asi_raw_video_ready ready Output 1 |
---|
140 | add_interface_port raw_video asi_raw_video_valid valid Input 1 |
---|
141 | |
---|
142 | |
---|
143 | # |
---|
144 | # connection point raw_exg |
---|
145 | # |
---|
146 | add_interface raw_exg avalon_streaming end |
---|
147 | set_interface_property raw_exg associatedClock clock |
---|
148 | set_interface_property raw_exg associatedReset reset |
---|
149 | set_interface_property raw_exg dataBitsPerSymbol 8 |
---|
150 | set_interface_property raw_exg errorDescriptor "" |
---|
151 | set_interface_property raw_exg firstSymbolInHighOrderBits true |
---|
152 | set_interface_property raw_exg maxChannel 0 |
---|
153 | set_interface_property raw_exg readyLatency 0 |
---|
154 | set_interface_property raw_exg ENABLED true |
---|
155 | set_interface_property raw_exg EXPORT_OF "" |
---|
156 | set_interface_property raw_exg PORT_NAME_MAP "" |
---|
157 | set_interface_property raw_exg CMSIS_SVD_VARIABLES "" |
---|
158 | set_interface_property raw_exg SVD_ADDRESS_GROUP "" |
---|
159 | |
---|
160 | add_interface_port raw_exg asi_raw_exg_data data Input 32 |
---|
161 | add_interface_port raw_exg asi_raw_exg_ready ready Output 1 |
---|
162 | add_interface_port raw_exg asi_raw_exg_valid valid Input 1 |
---|
163 | |
---|
164 | |
---|
165 | # |
---|
166 | # connection point comp_video |
---|
167 | # |
---|
168 | add_interface comp_video avalon_streaming end |
---|
169 | set_interface_property comp_video associatedClock clock |
---|
170 | set_interface_property comp_video associatedReset reset |
---|
171 | set_interface_property comp_video dataBitsPerSymbol 8 |
---|
172 | set_interface_property comp_video errorDescriptor "" |
---|
173 | set_interface_property comp_video firstSymbolInHighOrderBits true |
---|
174 | set_interface_property comp_video maxChannel 0 |
---|
175 | set_interface_property comp_video readyLatency 0 |
---|
176 | set_interface_property comp_video ENABLED true |
---|
177 | set_interface_property comp_video EXPORT_OF "" |
---|
178 | set_interface_property comp_video PORT_NAME_MAP "" |
---|
179 | set_interface_property comp_video CMSIS_SVD_VARIABLES "" |
---|
180 | set_interface_property comp_video SVD_ADDRESS_GROUP "" |
---|
181 | |
---|
182 | add_interface_port comp_video asi_comp_video_data data Input 32 |
---|
183 | add_interface_port comp_video asi_comp_video_ready ready Output 1 |
---|
184 | add_interface_port comp_video asi_comp_video_valid valid Input 1 |
---|
185 | |
---|
186 | |
---|
187 | # |
---|
188 | # connection point comp_exg |
---|
189 | # |
---|
190 | add_interface comp_exg avalon_streaming end |
---|
191 | set_interface_property comp_exg associatedClock clock |
---|
192 | set_interface_property comp_exg associatedReset reset |
---|
193 | set_interface_property comp_exg dataBitsPerSymbol 8 |
---|
194 | set_interface_property comp_exg errorDescriptor "" |
---|
195 | set_interface_property comp_exg firstSymbolInHighOrderBits true |
---|
196 | set_interface_property comp_exg maxChannel 0 |
---|
197 | set_interface_property comp_exg readyLatency 0 |
---|
198 | set_interface_property comp_exg ENABLED true |
---|
199 | set_interface_property comp_exg EXPORT_OF "" |
---|
200 | set_interface_property comp_exg PORT_NAME_MAP "" |
---|
201 | set_interface_property comp_exg CMSIS_SVD_VARIABLES "" |
---|
202 | set_interface_property comp_exg SVD_ADDRESS_GROUP "" |
---|
203 | |
---|
204 | add_interface_port comp_exg asi_comp_exg_data data Input 32 |
---|
205 | add_interface_port comp_exg asi_comp_exg_ready ready Output 1 |
---|
206 | add_interface_port comp_exg asi_comp_exg_valid valid Input 1 |
---|
207 | |
---|
208 | |
---|
209 | # |
---|
210 | # connection point comp_audio |
---|
211 | # |
---|
212 | add_interface comp_audio avalon_streaming end |
---|
213 | set_interface_property comp_audio associatedClock clock |
---|
214 | set_interface_property comp_audio associatedReset reset |
---|
215 | set_interface_property comp_audio dataBitsPerSymbol 8 |
---|
216 | set_interface_property comp_audio errorDescriptor "" |
---|
217 | set_interface_property comp_audio firstSymbolInHighOrderBits true |
---|
218 | set_interface_property comp_audio maxChannel 0 |
---|
219 | set_interface_property comp_audio readyLatency 0 |
---|
220 | set_interface_property comp_audio ENABLED true |
---|
221 | set_interface_property comp_audio EXPORT_OF "" |
---|
222 | set_interface_property comp_audio PORT_NAME_MAP "" |
---|
223 | set_interface_property comp_audio CMSIS_SVD_VARIABLES "" |
---|
224 | set_interface_property comp_audio SVD_ADDRESS_GROUP "" |
---|
225 | |
---|
226 | add_interface_port comp_audio asi_comp_audio_data data Input 32 |
---|
227 | add_interface_port comp_audio asi_comp_audio_ready ready Output 1 |
---|
228 | add_interface_port comp_audio asi_comp_audio_valid valid Input 1 |
---|
229 | |
---|