Ignore:
Timestamp:
May 21, 2014, 11:36:19 AM (10 years ago)
Author:
rolagamo
Message:

Ceci est la version 16 bits de la plateforme ainsi que la version hierarchique du NoCNoC

Location:
PROJECT_CORE_MPI/MPI_HCL/BRANCHES/v2.0
Files:
2 copied

Legend:

Unmodified
Added
Removed

  • PROJECT_CORE_MPI/MPI_HCL/BRANCHES/v2.0/Test_Timer/Test_Timer.gise

    r137 r139  
    1616  <!--                                                          -->
    1717
    18   <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->
     18  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
    1919
    2020  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
    … …  
    2323
    2424  <files xmlns="http://www.xilinx.com/XMLSchema">
    25     <file xil_pn:fileType="FILE_NCD" xil_pn:name="Def_Request_guide.ncd" xil_pn:origination="imported"/>
    26     <file xil_pn:fileType="FILE_NCD" xil_pn:name="EX1_FSM_guide.ncd" xil_pn:origination="imported"/>
    27     <file xil_pn:fileType="FILE_NCD" xil_pn:name="EX2_FSM_guide.ncd" xil_pn:origination="imported"/>
    28     <file xil_pn:fileType="FILE_NCD" xil_pn:name="EX4_FSM_guide.ncd" xil_pn:origination="imported"/>
    29     <file xil_pn:fileType="FILE_NCD" xil_pn:name="IP_Timer_guide.ncd" xil_pn:origination="imported"/>
     25    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="INPUT_PORT_MODULE.cmd_log"/>
     26    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="INPUT_PORT_MODULE.lso"/>
     27    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="INPUT_PORT_MODULE.ngc"/>
     28    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="INPUT_PORT_MODULE.ngr"/>
     29    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="INPUT_PORT_MODULE.prj"/>
     30    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="INPUT_PORT_MODULE.stx"/>
     31    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="INPUT_PORT_MODULE.syr"/>
     32    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="INPUT_PORT_MODULE.xst"/>
     33    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="INPUT_PORT_MODULE_xst.xrpt"/>
     34    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MPI_NOC.cmd_log"/>
     35    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MPI_NOC.lso"/>
     36    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MPI_NOC.ngc"/>
     37    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MPI_NOC.ngr"/>
     38    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MPI_NOC.prj"/>
     39    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MPI_NOC.stx"/>
     40    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MPI_NOC.syr"/>
     41    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MPI_NOC.xst"/>
     42    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MPI_NOC_summary.html"/>
     43    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MPI_NOC_xst.xrpt"/>
    3044    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MultiMPITest.bld"/>
     45    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CLK_RGN" xil_pn:name="MultiMPITest.clk_rgn" xil_pn:subbranch="Par"/>
    3146    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultiMPITest.cmd_log"/>
    3247    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultiMPITest.lso"/>
    … …  
    3550    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MultiMPITest.ngd"/>
    3651    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MultiMPITest.ngr"/>
    37     <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MultiMPITest.pad"/>
    3852    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MultiMPITest.par" xil_pn:subbranch="Par"/>
    3953    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MultiMPITest.pcf" xil_pn:subbranch="Map"/>
    4054    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiMPITest.prj"/>
    41     <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MultiMPITest.ptwx"/>
    4255    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiMPITest.stx"/>
    4356    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultiMPITest.syr"/>
    … …  
    4558    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MultiMPITest.twx" xil_pn:subbranch="Par"/>
    4659    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MultiMPITest.unroutes" xil_pn:subbranch="Par"/>
    47     <file xil_pn:fileType="FILE_XPI" xil_pn:name="MultiMPITest.xpi"/>
     60    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MultiMPITest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    4861    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultiMPITest.xst"/>
    4962    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiMPITest_envsettings.html"/>
    … …  
    5366    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MultiMPITest_map.ncd" xil_pn:subbranch="Map"/>
    5467    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MultiMPITest_map.ngm" xil_pn:subbranch="Map"/>
    55     <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_map.xrpt"/>
     68    <file xil_pn:fileType="FILE_LOG" xil_pn:name="MultiMPITest_map_fpga_editor.log"/>
    5669    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_ngdbuild.xrpt"/>
    5770    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MultiMPITest_pad.csv" xil_pn:subbranch="Par"/>
    5871    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MultiMPITest_pad.txt" xil_pn:subbranch="Par"/>
    59     <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_par.xrpt"/>
    60     <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MultiMPITest_preroute.twr" xil_pn:subbranch="Map"/>
    61     <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MultiMPITest_preroute.twx" xil_pn:subbranch="Map"/>
    6272    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiMPITest_summary.html"/>
    63     <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MultiMPITest_summary.xml"/>
    64     <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MultiMPITest_usage.xml"/>
    6573    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_xst.xrpt"/>
    66     <file xil_pn:fileType="FILE_NCD" xil_pn:name="RAM_v_guide.ncd" xil_pn:origination="imported"/>
    67     <file xil_pn:fileType="FILE_NCD" xil_pn:name="Scheduler_guide.ncd" xil_pn:origination="imported"/>
     74    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="NOC_tree.bld"/>
     75    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CLK_RGN" xil_pn:name="NOC_tree.clk_rgn" xil_pn:subbranch="Par"/>
     76    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NOC_tree.cmd_log"/>
     77    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NOC_tree.lso"/>
     78    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NOC_tree.ncd" xil_pn:subbranch="Par"/>
     79    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NOC_tree.ngc"/>
     80    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="NOC_tree.ngd"/>
     81    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NOC_tree.ngr"/>
     82    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="NOC_tree.pad"/>
     83    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="NOC_tree.par" xil_pn:subbranch="Par"/>
     84    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="NOC_tree.pcf" xil_pn:subbranch="Map"/>
     85    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NOC_tree.prj"/>
     86    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="NOC_tree.ptwx"/>
     87    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NOC_tree.stx"/>
     88    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NOC_tree.syr"/>
     89    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NOC_tree.twr" xil_pn:subbranch="Par"/>
     90    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NOC_tree.twx" xil_pn:subbranch="Par"/>
     91    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="NOC_tree.unroutes" xil_pn:subbranch="Par"/>
     92    <file xil_pn:fileType="FILE_XPI" xil_pn:name="NOC_tree.xpi"/>
     93    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NOC_tree.xst"/>
     94    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NOC_tree_envsettings.html"/>
     95    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NOC_tree_guide.ncd" xil_pn:origination="imported"/>
     96    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NOC_tree_map.map" xil_pn:subbranch="Map"/>
     97    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NOC_tree_map.mrp" xil_pn:subbranch="Map"/>
     98    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NOC_tree_map.ncd" xil_pn:subbranch="Map"/>
     99    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="NOC_tree_map.ngm" xil_pn:subbranch="Map"/>
     100    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NOC_tree_map.xrpt"/>
     101    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NOC_tree_ngdbuild.xrpt"/>
     102    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="NOC_tree_pad.csv" xil_pn:subbranch="Par"/>
     103    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="NOC_tree_pad.txt" xil_pn:subbranch="Par"/>
     104    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NOC_tree_par.xrpt"/>
     105    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NOC_tree_preroute.twr" xil_pn:subbranch="Map"/>
     106    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NOC_tree_preroute.twx" xil_pn:subbranch="Map"/>
     107    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NOC_tree_summary.html"/>
     108    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="NOC_tree_summary.xml"/>
     109    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="NOC_tree_usage.xml"/>
     110    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NOC_tree_xst.xrpt"/>
    68111    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
     112    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    69113    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    70114    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    … …  
    72116    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    73117    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
     118    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    74119    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
     120    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/mem8k8.asy" xil_pn:origination="imported"/>
     121    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/mem8k8.ngc" xil_pn:origination="imported"/>
     122    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/mem8k8.sym" xil_pn:origination="imported"/>
     123    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/mem8k8.vhd" xil_pn:origination="imported">
     124      <branch xil_pn:name="Implementation"/>
     125      <branch xil_pn:name="BehavioralSim"/>
     126    </file>
     127    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/mem8k8.vho" xil_pn:origination="imported"/>
    75128    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mpi_test.cmd_log"/>
     129    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="mpi_test.fdo"/>
    76130    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mpi_test.lso"/>
    77131    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mpi_test.prj"/>
    … …  
    81135    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mpi_test_summary.html"/>
    82136    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mpi_test_xst.xrpt"/>
     137    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="multimpitest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
     138    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="multimpitest.bit" xil_pn:subbranch="FPGAConfiguration"/>
     139    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="multimpitest.drc" xil_pn:subbranch="FPGAConfiguration"/>
     140    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
     141    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="simu_tree.fdo"/>
     142    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_tree_8x8.bgn" xil_pn:subbranch="FPGAConfiguration"/>
     143    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test_tree_8x8.bit" xil_pn:subbranch="FPGAConfiguration"/>
     144    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="test_tree_8x8.bld"/>
     145    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CLK_RGN" xil_pn:name="test_tree_8x8.clk_rgn" xil_pn:subbranch="Par"/>
     146    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_tree_8x8.cmd_log"/>
     147    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test_tree_8x8.drc" xil_pn:subbranch="FPGAConfiguration"/>
     148    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_tree_8x8.lso"/>
     149    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_tree_8x8.ncd" xil_pn:subbranch="Par"/>
     150    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_tree_8x8.ngc"/>
     151    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="test_tree_8x8.ngd"/>
     152    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_tree_8x8.ngr"/>
     153    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="test_tree_8x8.pad"/>
     154    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="test_tree_8x8.par" xil_pn:subbranch="Par"/>
     155    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="test_tree_8x8.pcf" xil_pn:subbranch="Map"/>
     156    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_tree_8x8.prj"/>
     157    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="test_tree_8x8.ptwx"/>
     158    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_tree_8x8.stx"/>
     159    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_tree_8x8.syr"/>
     160    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="test_tree_8x8.twr" xil_pn:subbranch="Par"/>
     161    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="test_tree_8x8.twx" xil_pn:subbranch="Par"/>
     162    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="test_tree_8x8.unroutes" xil_pn:subbranch="Par"/>
     163    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_tree_8x8.ut" xil_pn:subbranch="FPGAConfiguration"/>
     164    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="test_tree_8x8.vhi"/>
     165    <file xil_pn:fileType="FILE_XPI" xil_pn:name="test_tree_8x8.xpi"/>
     166    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_tree_8x8.xst"/>
     167    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_tree_8x8_envsettings.html"/>
     168    <file xil_pn:fileType="FILE_NCD" xil_pn:name="test_tree_8x8_guide.ncd" xil_pn:origination="imported"/>
     169    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_tree_8x8_map.map" xil_pn:subbranch="Map"/>
     170    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_tree_8x8_map.mrp" xil_pn:subbranch="Map"/>
     171    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_tree_8x8_map.ncd" xil_pn:subbranch="Map"/>
     172    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="test_tree_8x8_map.ngm" xil_pn:subbranch="Map"/>
     173    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_tree_8x8_map.xrpt"/>
     174    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_tree_8x8_ngdbuild.xrpt"/>
     175    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="test_tree_8x8_pad.csv" xil_pn:subbranch="Par"/>
     176    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="test_tree_8x8_pad.txt" xil_pn:subbranch="Par"/>
     177    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_tree_8x8_par.xrpt"/>
     178    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_tree_8x8_summary.html"/>
     179    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="test_tree_8x8_summary.xml"/>
     180    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="test_tree_8x8_usage.xml"/>
     181    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_tree_8x8_xst.xrpt"/>
     182    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
     183    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
     184    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    83185    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
     186    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    84187    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    85188    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    … …  
    87190
    88191  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    89     <transform xil_pn:end_ts="1397065166" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1397065166">
    90       <status xil_pn:value="SuccessfullyRun"/>
    91     </transform>
    92     <transform xil_pn:end_ts="1397065166" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8802460352089655353" xil_pn:start_ts="1397065166">
    93       <status xil_pn:value="SuccessfullyRun"/>
    94       <status xil_pn:value="ReadyToRun"/>
    95     </transform>
    96     <transform xil_pn:end_ts="1397065167" xil_pn:in_ck="-4721685615919775683" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="491076837086602063" xil_pn:start_ts="1397065166">
     192    <transform xil_pn:end_ts="1397211097" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="6769433014420063265" xil_pn:start_ts="1397209614">
     193      <status xil_pn:value="SuccessfullyRun"/>
     194      <status xil_pn:value="ReadyToRun"/>
     195      <outfile xil_pn:name="compxlib.log"/>
     196    </transform>
     197    <transform xil_pn:end_ts="1397209568" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397209567">
     198      <status xil_pn:value="SuccessfullyRun"/>
     199      <status xil_pn:value="ReadyToRun"/>
     200    </transform>
     201    <transform xil_pn:end_ts="1400574571" xil_pn:in_ck="8755842774537234124" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1400574571">
     202      <status xil_pn:value="SuccessfullyRun"/>
     203      <status xil_pn:value="ReadyToRun"/>
     204      <status xil_pn:value="OutOfDateForInputs"/>
     205      <status xil_pn:value="OutOfDateForOutputs"/>
     206      <status xil_pn:value="InputChanged"/>
     207      <status xil_pn:value="OutputChanged"/>
     208      <outfile xil_pn:name="../CORE_MPI/CORE_MPI.vhd"/>
     209      <outfile xil_pn:name="../CORE_MPI/DEMUX1.vhd"/>
     210      <outfile xil_pn:name="../CORE_MPI/DMA_ARBITER.vhd"/>
     211      <outfile xil_pn:name="../CORE_MPI/EX1_FSM.vhd"/>
     212      <outfile xil_pn:name="../CORE_MPI/EX2_FSM.vhd"/>
     213      <outfile xil_pn:name="../CORE_MPI/EX3_FSM.vhd"/>
     214      <outfile xil_pn:name="../CORE_MPI/EX4_FSM.vhd"/>
     215      <outfile xil_pn:name="../CORE_MPI/Ex0_Fsm.vhd"/>
     216      <outfile xil_pn:name="../CORE_MPI/Ex5_FSM.vhd"/>
     217      <outfile xil_pn:name="../CORE_MPI/FIFO_64_FWFT.vhd"/>
     218      <outfile xil_pn:name="../CORE_MPI/FIfo_mem.vhd"/>
     219      <outfile xil_pn:name="../CORE_MPI/FIfo_proc.vhd"/>
     220      <outfile xil_pn:name="../CORE_MPI/MPICORETEST.vhd"/>
     221      <outfile xil_pn:name="../CORE_MPI/MPI_CORE_SCHEDULER.vhd"/>
     222      <outfile xil_pn:name="../CORE_MPI/MPI_NOC.vhd"/>
     223      <outfile xil_pn:name="../CORE_MPI/MPI_PKG.vhd"/>
     224      <outfile xil_pn:name="../CORE_MPI/MPI_RMA.vhd"/>
     225      <outfile xil_pn:name="../CORE_MPI/MUX1.vhd"/>
     226      <outfile xil_pn:name="../CORE_MPI/MUX8.vhd"/>
     227      <outfile xil_pn:name="../CORE_MPI/MultiMPITest.vhd"/>
     228      <outfile xil_pn:name="../CORE_MPI/Packet_type.vhd"/>
     229      <outfile xil_pn:name="../CORE_MPI/RAM_32_32.vhd"/>
     230      <outfile xil_pn:name="../CORE_MPI/RAM_64.vhd"/>
     231      <outfile xil_pn:name="../CORE_MPI/RAM_MUX.vhd"/>
     232      <outfile xil_pn:name="../CORE_MPI/SetBit.vhd"/>
     233      <outfile xil_pn:name="../CORE_MPI/image_pkg.vhd"/>
     234      <outfile xil_pn:name="../CORE_MPI/load_instr.vhd"/>
     235      <outfile xil_pn:name="../CORE_MPI/round_robbin_machine.vhd"/>
     236      <outfile xil_pn:name="../CORE_MPI/test_DMA.vhd"/>
     237      <outfile xil_pn:name="../HCL_Arch_conf.vhd"/>
     238      <outfile xil_pn:name="../HT_process.vhd"/>
     239      <outfile xil_pn:name="../Hold_FSM.vhd"/>
     240      <outfile xil_pn:name="../IP_Timer.vhd"/>
     241      <outfile xil_pn:name="../NOC/Arbiter.vhd"/>
     242      <outfile xil_pn:name="../NOC/CoreTypes.vhd"/>
     243      <outfile xil_pn:name="../NOC/Crossbar.vhd"/>
     244      <outfile xil_pn:name="../NOC/Crossbit.vhd"/>
     245      <outfile xil_pn:name="../NOC/Def_Request.vhd"/>
     246      <outfile xil_pn:name="../NOC/FIFO_256_FWFT.vhd"/>
     247      <outfile xil_pn:name="../NOC/FIFO_DP.vhd"/>
     248      <outfile xil_pn:name="../NOC/INPUT_PORT_MODULE.vhd"/>
     249      <outfile xil_pn:name="../NOC/NOC_tree.vhd"/>
     250      <outfile xil_pn:name="../NOC/OUTPUT_PORT_MODULE.vhd"/>
     251      <outfile xil_pn:name="../NOC/PortRam.vhd"/>
     252      <outfile xil_pn:name="../NOC/Proto_receiv.vhd"/>
     253      <outfile xil_pn:name="../NOC/RAM_256.vhd"/>
     254      <outfile xil_pn:name="../NOC/SCHEDULER10_10.VHD"/>
     255      <outfile xil_pn:name="../NOC/SCHEDULER11_11.VHD"/>
     256      <outfile xil_pn:name="../NOC/SCHEDULER12_12.VHD"/>
     257      <outfile xil_pn:name="../NOC/SCHEDULER13_13.VHD"/>
     258      <outfile xil_pn:name="../NOC/SCHEDULER14_14.VHD"/>
     259      <outfile xil_pn:name="../NOC/SCHEDULER15_15.VHD"/>
     260      <outfile xil_pn:name="../NOC/SCHEDULER16_16.VHD"/>
     261      <outfile xil_pn:name="../NOC/SCHEDULER2_2.VHD"/>
     262      <outfile xil_pn:name="../NOC/SCHEDULER3_3.VHD"/>
     263      <outfile xil_pn:name="../NOC/SCHEDULER4_4.VHD"/>
     264      <outfile xil_pn:name="../NOC/SCHEDULER5_5.VHD"/>
     265      <outfile xil_pn:name="../NOC/SCHEDULER6_6.VHD"/>
     266      <outfile xil_pn:name="../NOC/SCHEDULER7_7.VHD"/>
     267      <outfile xil_pn:name="../NOC/SCHEDULER8_8.VHD"/>
     268      <outfile xil_pn:name="../NOC/SCHEDULER9_9.VHD"/>
     269      <outfile xil_pn:name="../NOC/SWITCH_GEN.vhd"/>
     270      <outfile xil_pn:name="../NOC/SWITCH_GENERIQUE.vhd"/>
     271      <outfile xil_pn:name="../NOC/Scheduler.vhd"/>
     272      <outfile xil_pn:name="../NOC/conv.vhd"/>
     273      <outfile xil_pn:name="../NOC/proto_send.vhd"/>
     274      <outfile xil_pn:name="../NOC/stimuli1.vhd"/>
     275      <outfile xil_pn:name="../NOC/test_noc_tree.vhd"/>
     276      <outfile xil_pn:name="../NOC/test_xbar_8x8.vhd"/>
     277      <outfile xil_pn:name="../PE.vhd"/>
     278      <outfile xil_pn:name="../mpi_test.vhd"/>
     279      <outfile xil_pn:name="simu_tree.vhd"/>
     280    </transform>
     281    <transform xil_pn:end_ts="1399017011" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2831012963420336669" xil_pn:start_ts="1399017011">
     282      <status xil_pn:value="SuccessfullyRun"/>
     283      <status xil_pn:value="ReadyToRun"/>
     284    </transform>
     285    <transform xil_pn:end_ts="1399017011" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6993736891428108223" xil_pn:start_ts="1399017011">
     286      <status xil_pn:value="SuccessfullyRun"/>
     287      <status xil_pn:value="ReadyToRun"/>
     288    </transform>
     289    <transform xil_pn:end_ts="1398960571" xil_pn:in_ck="-4721685615919775683" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-83444157416746671" xil_pn:start_ts="1398960570">
    97290      <status xil_pn:value="SuccessfullyRun"/>
    98291      <status xil_pn:value="ReadyToRun"/>
    … …  
    100293      <outfile xil_pn:name="ipcore_dir/mem8k8.vhd"/>
    101294    </transform>
    102     <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
    103       <status xil_pn:value="SuccessfullyRun"/>
    104       <status xil_pn:value="ReadyToRun"/>
    105     </transform>
    106     <transform xil_pn:end_ts="1397065167" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8804766714685316537" xil_pn:start_ts="1397065167">
    107       <status xil_pn:value="SuccessfullyRun"/>
    108       <status xil_pn:value="ReadyToRun"/>
    109     </transform>
    110     <transform xil_pn:end_ts="1397065167" xil_pn:in_ck="-1335772100541163525" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7782322491054780976" xil_pn:start_ts="1397065167">
    111       <status xil_pn:value="SuccessfullyRun"/>
    112       <status xil_pn:value="ReadyToRun"/>
    113     </transform>
    114     <transform xil_pn:end_ts="1397065167" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4953193664677071463" xil_pn:start_ts="1397065167">
    115       <status xil_pn:value="SuccessfullyRun"/>
    116       <status xil_pn:value="ReadyToRun"/>
    117     </transform>
    118     <transform xil_pn:end_ts="1397065387" xil_pn:in_ck="1277596895833658219" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4264687095207808167" xil_pn:start_ts="1397065167">
     295    <transform xil_pn:end_ts="1400574571" xil_pn:in_ck="-1562866336050216827" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1400574571">
     296      <status xil_pn:value="SuccessfullyRun"/>
     297      <status xil_pn:value="ReadyToRun"/>
     298      <status xil_pn:value="OutOfDateForInputs"/>
     299      <status xil_pn:value="OutOfDateForPredecessor"/>
     300      <status xil_pn:value="OutOfDateForOutputs"/>
     301      <status xil_pn:value="InputChanged"/>
     302      <status xil_pn:value="OutputChanged"/>
     303      <outfile xil_pn:name="../CORE_MPI/CORE_MPI.vhd"/>
     304      <outfile xil_pn:name="../CORE_MPI/DEMUX1.vhd"/>
     305      <outfile xil_pn:name="../CORE_MPI/DMA_ARBITER.vhd"/>
     306      <outfile xil_pn:name="../CORE_MPI/EX1_FSM.vhd"/>
     307      <outfile xil_pn:name="../CORE_MPI/EX2_FSM.vhd"/>
     308      <outfile xil_pn:name="../CORE_MPI/EX3_FSM.vhd"/>
     309      <outfile xil_pn:name="../CORE_MPI/EX4_FSM.vhd"/>
     310      <outfile xil_pn:name="../CORE_MPI/Ex0_Fsm.vhd"/>
     311      <outfile xil_pn:name="../CORE_MPI/Ex5_FSM.vhd"/>
     312      <outfile xil_pn:name="../CORE_MPI/FIFO_64_FWFT.vhd"/>
     313      <outfile xil_pn:name="../CORE_MPI/FIfo_mem.vhd"/>
     314      <outfile xil_pn:name="../CORE_MPI/FIfo_proc.vhd"/>
     315      <outfile xil_pn:name="../CORE_MPI/MPICORETEST.vhd"/>
     316      <outfile xil_pn:name="../CORE_MPI/MPI_CORE_SCHEDULER.vhd"/>
     317      <outfile xil_pn:name="../CORE_MPI/MPI_NOC.vhd"/>
     318      <outfile xil_pn:name="../CORE_MPI/MPI_PKG.vhd"/>
     319      <outfile xil_pn:name="../CORE_MPI/MPI_RMA.vhd"/>
     320      <outfile xil_pn:name="../CORE_MPI/MUX1.vhd"/>
     321      <outfile xil_pn:name="../CORE_MPI/MUX8.vhd"/>
     322      <outfile xil_pn:name="../CORE_MPI/MultiMPITest.vhd"/>
     323      <outfile xil_pn:name="../CORE_MPI/Packet_type.vhd"/>
     324      <outfile xil_pn:name="../CORE_MPI/RAM_32_32.vhd"/>
     325      <outfile xil_pn:name="../CORE_MPI/RAM_64.vhd"/>
     326      <outfile xil_pn:name="../CORE_MPI/RAM_MUX.vhd"/>
     327      <outfile xil_pn:name="../CORE_MPI/SetBit.vhd"/>
     328      <outfile xil_pn:name="../CORE_MPI/image_pkg.vhd"/>
     329      <outfile xil_pn:name="../CORE_MPI/load_instr.vhd"/>
     330      <outfile xil_pn:name="../CORE_MPI/round_robbin_machine.vhd"/>
     331      <outfile xil_pn:name="../CORE_MPI/test_DMA.vhd"/>
     332      <outfile xil_pn:name="../HCL_Arch_conf.vhd"/>
     333      <outfile xil_pn:name="../HT_process.vhd"/>
     334      <outfile xil_pn:name="../Hold_FSM.vhd"/>
     335      <outfile xil_pn:name="../IP_Timer.vhd"/>
     336      <outfile xil_pn:name="../NOC/Arbiter.vhd"/>
     337      <outfile xil_pn:name="../NOC/CoreTypes.vhd"/>
     338      <outfile xil_pn:name="../NOC/Crossbar.vhd"/>
     339      <outfile xil_pn:name="../NOC/Crossbit.vhd"/>
     340      <outfile xil_pn:name="../NOC/Def_Request.vhd"/>
     341      <outfile xil_pn:name="../NOC/FIFO_256_FWFT.vhd"/>
     342      <outfile xil_pn:name="../NOC/FIFO_DP.vhd"/>
     343      <outfile xil_pn:name="../NOC/INPUT_PORT_MODULE.vhd"/>
     344      <outfile xil_pn:name="../NOC/NOC_tree.vhd"/>
     345      <outfile xil_pn:name="../NOC/OUTPUT_PORT_MODULE.vhd"/>
     346      <outfile xil_pn:name="../NOC/PortRam.vhd"/>
     347      <outfile xil_pn:name="../NOC/Proto_receiv.vhd"/>
     348      <outfile xil_pn:name="../NOC/RAM_256.vhd"/>
     349      <outfile xil_pn:name="../NOC/SCHEDULER10_10.VHD"/>
     350      <outfile xil_pn:name="../NOC/SCHEDULER11_11.VHD"/>
     351      <outfile xil_pn:name="../NOC/SCHEDULER12_12.VHD"/>
     352      <outfile xil_pn:name="../NOC/SCHEDULER13_13.VHD"/>
     353      <outfile xil_pn:name="../NOC/SCHEDULER14_14.VHD"/>
     354      <outfile xil_pn:name="../NOC/SCHEDULER15_15.VHD"/>
     355      <outfile xil_pn:name="../NOC/SCHEDULER16_16.VHD"/>
     356      <outfile xil_pn:name="../NOC/SCHEDULER2_2.VHD"/>
     357      <outfile xil_pn:name="../NOC/SCHEDULER3_3.VHD"/>
     358      <outfile xil_pn:name="../NOC/SCHEDULER4_4.VHD"/>
     359      <outfile xil_pn:name="../NOC/SCHEDULER5_5.VHD"/>
     360      <outfile xil_pn:name="../NOC/SCHEDULER6_6.VHD"/>
     361      <outfile xil_pn:name="../NOC/SCHEDULER7_7.VHD"/>
     362      <outfile xil_pn:name="../NOC/SCHEDULER8_8.VHD"/>
     363      <outfile xil_pn:name="../NOC/SCHEDULER9_9.VHD"/>
     364      <outfile xil_pn:name="../NOC/SWITCH_GEN.vhd"/>
     365      <outfile xil_pn:name="../NOC/SWITCH_GENERIQUE.vhd"/>
     366      <outfile xil_pn:name="../NOC/Scheduler.vhd"/>
     367      <outfile xil_pn:name="../NOC/conv.vhd"/>
     368      <outfile xil_pn:name="../NOC/proto_send.vhd"/>
     369      <outfile xil_pn:name="../NOC/stimuli1.vhd"/>
     370      <outfile xil_pn:name="../NOC/test_noc_tree.vhd"/>
     371      <outfile xil_pn:name="../NOC/test_xbar_8x8.vhd"/>
     372      <outfile xil_pn:name="../PE.vhd"/>
     373      <outfile xil_pn:name="../mpi_test.vhd"/>
     374      <outfile xil_pn:name="ipcore_dir/mem8k8.vhd"/>
     375      <outfile xil_pn:name="simu_tree.vhd"/>
     376    </transform>
     377    <transform xil_pn:end_ts="1400574588" xil_pn:in_ck="-1562866336050216827" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="1609861126049403543" xil_pn:start_ts="1400574571">
     378      <status xil_pn:value="SuccessfullyRun"/>
     379      <status xil_pn:value="ReadyToRun"/>
     380      <status xil_pn:value="OutOfDateForInputs"/>
     381      <status xil_pn:value="OutOfDateForPredecessor"/>
     382      <status xil_pn:value="OutOfDateForOutputs"/>
     383      <status xil_pn:value="InputChanged"/>
     384      <status xil_pn:value="OutputChanged"/>
     385      <outfile xil_pn:name="simu_tree.fdo"/>
     386      <outfile xil_pn:name="vsim.wlf"/>
     387      <outfile xil_pn:name="work"/>
     388    </transform>
     389    <transform xil_pn:end_ts="1397218827" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1397218827">
     390      <status xil_pn:value="SuccessfullyRun"/>
     391      <status xil_pn:value="ReadyToRun"/>
     392    </transform>
     393    <transform xil_pn:end_ts="1399046270" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8468098917384163338" xil_pn:start_ts="1399046270">
     394      <status xil_pn:value="SuccessfullyRun"/>
     395      <status xil_pn:value="ReadyToRun"/>
     396    </transform>
     397    <transform xil_pn:end_ts="1399046272" xil_pn:in_ck="-4721685615919775683" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-83444157416746671" xil_pn:start_ts="1399046270">
     398      <status xil_pn:value="SuccessfullyRun"/>
     399      <status xil_pn:value="ReadyToRun"/>
     400    </transform>
     401    <transform xil_pn:end_ts="1399046272" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1399046272">
     402      <status xil_pn:value="SuccessfullyRun"/>
     403      <status xil_pn:value="ReadyToRun"/>
     404    </transform>
     405    <transform xil_pn:end_ts="1399046272" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6814437710028855700" xil_pn:start_ts="1399046272">
     406      <status xil_pn:value="SuccessfullyRun"/>
     407      <status xil_pn:value="ReadyToRun"/>
     408    </transform>
     409    <transform xil_pn:end_ts="1399046272" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1399046272">
     410      <status xil_pn:value="SuccessfullyRun"/>
     411      <status xil_pn:value="ReadyToRun"/>
     412    </transform>
     413    <transform xil_pn:end_ts="1399046272" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3604293158989973787" xil_pn:start_ts="1399046272">
     414      <status xil_pn:value="SuccessfullyRun"/>
     415      <status xil_pn:value="ReadyToRun"/>
     416    </transform>
     417    <transform xil_pn:end_ts="1400569081" xil_pn:in_ck="-3921163766406526424" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-384648266013009569" xil_pn:start_ts="1400568915">
    119418      <status xil_pn:value="SuccessfullyRun"/>
    120419      <status xil_pn:value="WarningsGenerated"/>
    121420      <status xil_pn:value="ReadyToRun"/>
    122       <status xil_pn:value="OutOfDateForOutputs"/>
    123       <status xil_pn:value="OutputChanged"/>
    124       <outfile xil_pn:name="MultiMPITest.lso"/>
    125       <outfile xil_pn:name="MultiMPITest.ngc"/>
    126       <outfile xil_pn:name="MultiMPITest.ngr"/>
    127       <outfile xil_pn:name="MultiMPITest.prj"/>
    128       <outfile xil_pn:name="MultiMPITest.stx"/>
    129       <outfile xil_pn:name="MultiMPITest.syr"/>
    130       <outfile xil_pn:name="MultiMPITest.xst"/>
    131       <outfile xil_pn:name="MultiMPITest_xst.xrpt"/>
     421      <status xil_pn:value="OutOfDateForInputs"/>
     422      <status xil_pn:value="InputChanged"/>
     423      <outfile xil_pn:name="INPUT_PORT_MODULE.ngr"/>
     424      <outfile xil_pn:name="NOC_tree.ngr"/>
    132425      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
     426      <outfile xil_pn:name="test_tree_8x8.lso"/>
     427      <outfile xil_pn:name="test_tree_8x8.ngc"/>
     428      <outfile xil_pn:name="test_tree_8x8.ngr"/>
     429      <outfile xil_pn:name="test_tree_8x8.prj"/>
     430      <outfile xil_pn:name="test_tree_8x8.stx"/>
     431      <outfile xil_pn:name="test_tree_8x8.syr"/>
     432      <outfile xil_pn:name="test_tree_8x8.xst"/>
     433      <outfile xil_pn:name="test_tree_8x8_xst.xrpt"/>
    133434      <outfile xil_pn:name="webtalk_pn.xml"/>
    134435      <outfile xil_pn:name="xst"/>
    135436    </transform>
    136     <transform xil_pn:end_ts="1397065387" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4542759591300251492" xil_pn:start_ts="1397065387">
    137       <status xil_pn:value="SuccessfullyRun"/>
    138       <status xil_pn:value="ReadyToRun"/>
    139     </transform>
    140     <transform xil_pn:end_ts="1397065428" xil_pn:in_ck="-8086002020225495248" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6806536488953865956" xil_pn:start_ts="1397065387">
    141       <status xil_pn:value="SuccessfullyRun"/>
    142       <status xil_pn:value="ReadyToRun"/>
    143       <outfile xil_pn:name="MultiMPITest.bld"/>
    144       <outfile xil_pn:name="MultiMPITest.ngd"/>
    145       <outfile xil_pn:name="MultiMPITest_ngdbuild.xrpt"/>
     437    <transform xil_pn:end_ts="1398966148" xil_pn:in_ck="2859792709664363507" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1272206509727528225" xil_pn:start_ts="1398966148">
     438      <status xil_pn:value="SuccessfullyRun"/>
     439      <status xil_pn:value="ReadyToRun"/>
     440    </transform>
     441    <transform xil_pn:end_ts="1399046810" xil_pn:in_ck="421470291212023124" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4605975241377538732" xil_pn:start_ts="1399046777">
     442      <status xil_pn:value="SuccessfullyRun"/>
     443      <status xil_pn:value="ReadyToRun"/>
     444      <status xil_pn:value="OutOfDateForInputs"/>
     445      <status xil_pn:value="OutOfDateForPredecessor"/>
     446      <status xil_pn:value="InputChanged"/>
    146447      <outfile xil_pn:name="_ngo"/>
    147448      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    148     </transform>
    149     <transform xil_pn:end_ts="1397065815" xil_pn:in_ck="2034496922163271928" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-9088675071633060577" xil_pn:start_ts="1397065428">
     449      <outfile xil_pn:name="test_tree_8x8.bld"/>
     450      <outfile xil_pn:name="test_tree_8x8.ngd"/>
     451      <outfile xil_pn:name="test_tree_8x8_ngdbuild.xrpt"/>
     452    </transform>
     453    <transform xil_pn:end_ts="1399046952" xil_pn:in_ck="6627695165874816958" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-2080211183630724906" xil_pn:start_ts="1399046810">
    150454      <status xil_pn:value="SuccessfullyRun"/>
    151455      <status xil_pn:value="WarningsGenerated"/>
    152456      <status xil_pn:value="ReadyToRun"/>
    153       <outfile xil_pn:name="MultiMPITest.pcf"/>
    154       <outfile xil_pn:name="MultiMPITest_map.map"/>
    155       <outfile xil_pn:name="MultiMPITest_map.mrp"/>
    156       <outfile xil_pn:name="MultiMPITest_map.ncd"/>
    157       <outfile xil_pn:name="MultiMPITest_map.ngm"/>
    158       <outfile xil_pn:name="MultiMPITest_map.xrpt"/>
    159       <outfile xil_pn:name="MultiMPITest_summary.xml"/>
    160       <outfile xil_pn:name="MultiMPITest_usage.xml"/>
     457      <status xil_pn:value="OutOfDateForPredecessor"/>
    161458      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    162     </transform>
    163     <transform xil_pn:end_ts="1397066096" xil_pn:in_ck="-7713434038111607791" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4101483914851371285" xil_pn:start_ts="1397065815">
     459      <outfile xil_pn:name="test_tree_8x8.pcf"/>
     460      <outfile xil_pn:name="test_tree_8x8_map.map"/>
     461      <outfile xil_pn:name="test_tree_8x8_map.mrp"/>
     462      <outfile xil_pn:name="test_tree_8x8_map.ncd"/>
     463      <outfile xil_pn:name="test_tree_8x8_map.ngm"/>
     464      <outfile xil_pn:name="test_tree_8x8_map.xrpt"/>
     465      <outfile xil_pn:name="test_tree_8x8_summary.xml"/>
     466      <outfile xil_pn:name="test_tree_8x8_usage.xml"/>
     467    </transform>
     468    <transform xil_pn:end_ts="1399047097" xil_pn:in_ck="-615742213859023607" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2224445544780208925" xil_pn:start_ts="1399046952">
    164469      <status xil_pn:value="SuccessfullyRun"/>
    165470      <status xil_pn:value="WarningsGenerated"/>
    166471      <status xil_pn:value="ReadyToRun"/>
    167       <outfile xil_pn:name="MultiMPITest.ncd"/>
    168       <outfile xil_pn:name="MultiMPITest.pad"/>
    169       <outfile xil_pn:name="MultiMPITest.par"/>
    170       <outfile xil_pn:name="MultiMPITest.ptwx"/>
    171       <outfile xil_pn:name="MultiMPITest.unroutes"/>
    172       <outfile xil_pn:name="MultiMPITest.xpi"/>
    173       <outfile xil_pn:name="MultiMPITest_pad.csv"/>
    174       <outfile xil_pn:name="MultiMPITest_pad.txt"/>
    175       <outfile xil_pn:name="MultiMPITest_par.xrpt"/>
     472      <status xil_pn:value="OutOfDateForPredecessor"/>
    176473      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    177     </transform>
    178     <transform xil_pn:end_ts="1397066096" xil_pn:in_ck="2034496922163271796" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1397066041">
    179       <status xil_pn:value="SuccessfullyRun"/>
    180       <status xil_pn:value="ReadyToRun"/>
    181       <status xil_pn:value="OutOfDateForOutputs"/>
    182       <status xil_pn:value="OutputChanged"/>
    183       <outfile xil_pn:name="MultiMPITest.twr"/>
    184       <outfile xil_pn:name="MultiMPITest.twx"/>
     474      <outfile xil_pn:name="test_tree_8x8.ncd"/>
     475      <outfile xil_pn:name="test_tree_8x8.pad"/>
     476      <outfile xil_pn:name="test_tree_8x8.par"/>
     477      <outfile xil_pn:name="test_tree_8x8.ptwx"/>
     478      <outfile xil_pn:name="test_tree_8x8.unroutes"/>
     479      <outfile xil_pn:name="test_tree_8x8.xpi"/>
     480      <outfile xil_pn:name="test_tree_8x8_pad.csv"/>
     481      <outfile xil_pn:name="test_tree_8x8_pad.txt"/>
     482      <outfile xil_pn:name="test_tree_8x8_par.xrpt"/>
     483    </transform>
     484    <transform xil_pn:end_ts="1399047059" xil_pn:in_ck="-3872251990810369121" xil_pn:name="TRAN_clkRegionRpt" xil_pn:start_ts="1399047027">
     485      <status xil_pn:value="SuccessfullyRun"/>
     486      <status xil_pn:value="ReadyToRun"/>
     487      <status xil_pn:value="OutOfDateForPredecessor"/>
     488      <outfile xil_pn:name="test_tree_8x8.clk_rgn"/>
     489    </transform>
     490    <transform xil_pn:end_ts="1399047097" xil_pn:in_ck="1726028384799355954" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1399047059">
     491      <status xil_pn:value="SuccessfullyRun"/>
     492      <status xil_pn:value="ReadyToRun"/>
     493      <status xil_pn:value="OutOfDateForPredecessor"/>
    185494      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    186     </transform>
    187     <transform xil_pn:end_ts="1397066405" xil_pn:in_ck="-7713434038111607791" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791352" xil_pn:start_ts="1397066336">
    188       <status xil_pn:value="SuccessfullyRun"/>
    189       <status xil_pn:value="ReadyToRun"/>
    190       <outfile xil_pn:name="MultiMPITest_preroute.twr"/>
    191       <outfile xil_pn:name="MultiMPITest_preroute.twx"/>
    192       <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
     495      <outfile xil_pn:name="test_tree_8x8.twr"/>
     496      <outfile xil_pn:name="test_tree_8x8.twx"/>
    193497    </transform>
    194498  </transforms>
Note: See TracChangeset for help on using the changeset viewer.