Changeset 41 for PROJECT_CORE_MPI/CORE_MPI/BRANCHES/v0.01/iseconfig
- Timestamp:
- Dec 20, 2012, 3:42:20 PM (12 years ago)
- Location:
- PROJECT_CORE_MPI/CORE_MPI/BRANCHES/v0.01/iseconfig
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
PROJECT_CORE_MPI/CORE_MPI/BRANCHES/v0.01/iseconfig/MPI_CORE_COMPONENTS.projectmgr
r28 r41 11 11 <ClosedNode>/CORE_MPI - Behavioral C:|Documents and Settings|Administrateur.SWEET-918992B6D|Bureau|MPSOC_MEMOIRE_FIN|MPI_CORE_COMPONENTS|CORE_MPI.vhd/Instruction_Fifo1 - FIFO_64_FWFT - Behavioral</ClosedNode> 12 12 <ClosedNode>/CORE_MPI - Behavioral C:|Documents and Settings|Administrateur.SWEET-918992B6D|Bureau|MPSOC_MEMOIRE_FIN|MPI_CORE_COMPONENTS|CORE_MPI.vhd/Instruction_Fifo2 - FIFO_64_FWFT - Behavioral</ClosedNode> 13 <ClosedNode>/FIFO - TOP_HIER C:|Core MPI|CORE_MPI|FIfo_mem.vhd</ClosedNode> 13 14 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/Inst_RAM_v - RAM_v - Behavioral/MPI_PKG/mpi_pkg</ClosedNode> 14 15 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/MPI_PKG</ClosedNode> 15 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural</ClosedNode> 16 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/hardmpi - CORE_MPI - Structural/CORE_SCHEDULER - MPI_CORE_SCHEDULER - Behavioral</ClosedNode> 16 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/hardmpi - CORE_MPI - Structural</ClosedNode> 17 17 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/hardmpi - CORE_MPI - Structural/Instruction_Fifo1 - FIFO_64_FWFT - Behavioral</ClosedNode> 18 18 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/hardmpi - CORE_MPI - Structural/Instruction_Fifo2 - FIFO_64_FWFT - Behavioral</ClosedNode> … … 71 71 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen - SWITCH_GEN - Behavioral/Switch_Crossbar9_9 - Crossbar - Behavioral</ClosedNode> 72 72 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral</ClosedNode> 73 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT10_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 74 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT11_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 75 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT12_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 76 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT13_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 77 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT14_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 78 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT15_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 79 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT1_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 80 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT1_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 81 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT2_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 82 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT2_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 83 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT3_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 84 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT3_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 85 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT4_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 86 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT5_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 87 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT6_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 88 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT7_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 89 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT8_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 90 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORT9_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 91 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORTx16_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 92 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORTx16_OUTPUT_PORT_MODULE - OUTPUT_PORT_MODULE - Behavioral_description</ClosedNode> 93 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORTx4_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 94 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORTx8_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 95 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/PORTx9_INPUT_PORT_MODULE - INPUT_PORT_MODULE - Behavioral</ClosedNode> 96 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler10_10 - Scheduler - Behavioral</ClosedNode> 97 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler11_11 - Scheduler - Behavioral</ClosedNode> 98 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler12_12 - Scheduler - Behavioral</ClosedNode> 99 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler13_13 - Scheduler - Behavioral</ClosedNode> 100 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler14_14 - Scheduler - Behavioral</ClosedNode> 101 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler15_15 - Scheduler - Behavioral</ClosedNode> 102 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler16_16 - Scheduler - Behavioral</ClosedNode> 103 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler2_2 - Scheduler - Behavioral</ClosedNode> 104 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler3_3 - Scheduler - Behavioral</ClosedNode> 105 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler4_4 - Scheduler - Behavioral</ClosedNode> 106 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler5_5 - Scheduler - Behavioral</ClosedNode> 107 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler6_6 - Scheduler - Behavioral</ClosedNode> 108 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler7_7 - Scheduler - Behavioral</ClosedNode> 109 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler8_8 - Scheduler - Behavioral</ClosedNode> 110 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Scheduler9_9 - Scheduler - Behavioral</ClosedNode> 111 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar10_10 - Crossbar - Behavioral</ClosedNode> 112 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar11_11 - Crossbar - Behavioral</ClosedNode> 113 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar12_12 - Crossbar - Behavioral</ClosedNode> 114 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar13_13 - Crossbar - Behavioral</ClosedNode> 115 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar14_14 - Crossbar - Behavioral</ClosedNode> 116 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar15_15 - Crossbar - Behavioral</ClosedNode> 117 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar16_16 - Crossbar - Behavioral</ClosedNode> 118 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar2_2 - Crossbar - Behavioral</ClosedNode> 119 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar3_3 - Crossbar - Behavioral</ClosedNode> 120 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar4_4 - Crossbar - Behavioral</ClosedNode> 121 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar5_5 - Crossbar - Behavioral</ClosedNode> 122 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar6_6 - Crossbar - Behavioral</ClosedNode> 123 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar7_7 - Crossbar - Behavioral</ClosedNode> 124 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar8_8 - Crossbar - Behavioral</ClosedNode> 125 <ClosedNode>/MPICORETEST - behavior C:|Core MPI|CORE_MPI|MPICORETEST.vhd/uut - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral/Switch_Crossbar9_9 - Crossbar - Behavioral</ClosedNode> 73 126 <ClosedNode>/MPI_NOC - structural C:|Core MPI|CORE_MPI|MPI_NOC.vhd/MPI_PKG</ClosedNode> 74 127 <ClosedNode>/MPI_NOC - structural C:|Core MPI|CORE_MPI|MPI_NOC.vhd/hardmpi - CORE_MPI - Structural/Instruction_Fifo1 - FIFO_64_FWFT - Behavioral</ClosedNode> … … 128 181 <ClosedNode>/MPI_NOC - structural C:|Core MPI|CORE_MPI|MPI_NOC.vhd/switch_gen - SWITCH_GEN - Behavioral/Switch_Crossbar8_8 - Crossbar - Behavioral</ClosedNode> 129 182 <ClosedNode>/MPI_NOC - structural C:|Core MPI|CORE_MPI|MPI_NOC.vhd/switch_gen - SWITCH_GEN - Behavioral/Switch_Crossbar9_9 - Crossbar - Behavioral</ClosedNode> 130 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd</ClosedNode> 183 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/Image_Pkg</ClosedNode> 184 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/MPI_PKG</ClosedNode> 185 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/PE1 - PE - Behavioral</ClosedNode> 186 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/Xbar - MPI_NOC - structural</ClosedNode> 187 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/Xbar - MPI_NOC - structural/hardmpi - CORE_MPI - Structural/CORE_SCHEDULER - MPI_CORE_SCHEDULER - Behavioral</ClosedNode> 188 <ClosedNode>/MultiMPITest - behavior C:|Core MPI|CORE_MPI|MultiMPITest.vhd/Xbar - MPI_NOC - structural/switch_gen1 - SWITCH_GEN - Behavioral</ClosedNode> 189 <ClosedNode>/Unassigned User Library Modules</ClosedNode> 131 190 </ClosedNodes> 132 191 <SelectedItems> 133 192 <SelectedItem>MultiMPITest - behavior (C:/Core MPI/CORE_MPI/MultiMPITest.vhd)</SelectedItem> 134 193 </SelectedItems> 135 <ScrollbarPosition orientation="vertical" > 0</ScrollbarPosition>136 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 137 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000002 ca000000020000000000000000000000000000000064ffffffff000000810000000000000002000002ca0000000100000000000000000000000100000000</ViewHeaderState>194 <ScrollbarPosition orientation="vertical" >9</ScrollbarPosition> 195 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 196 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000002f3000000020000000000000000000000000000000064ffffffff000000810000000000000002000002f30000000100000000000000000000000100000000</ViewHeaderState> 138 197 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 139 198 <CurrentItem>MultiMPITest - behavior (C:/Core MPI/CORE_MPI/MultiMPITest.vhd)</CurrentItem> … … 143 202 <ClosedNodesVersion>1</ClosedNodesVersion> 144 203 <ClosedNode>Configure Target Device</ClosedNode> 145 <ClosedNode> Design Utilities</ClosedNode>204 <ClosedNode>Implement Design</ClosedNode> 146 205 <ClosedNode>Implement Design/Place & Route/Back-annotate Pin Locations</ClosedNode> 147 206 <ClosedNode>Implement Design/Place & Route/Generate IBIS Model</ClosedNode> 148 207 <ClosedNode>Implement Design/Place & Route/Generate Post-Place & Route Static Timing</ClosedNode> 149 208 <ClosedNode>Implement Design/Translate</ClosedNode> 150 <ClosedNode>User Constraints</ClosedNode> 151 </ClosedNodes> 152 <SelectedItems> 153 <SelectedItem></SelectedItem> 209 </ClosedNodes> 210 <SelectedItems> 211 <SelectedItem>Synthesize - XST</SelectedItem> 212 </SelectedItems> 213 <ScrollbarPosition orientation="vertical" >8</ScrollbarPosition> 214 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 215 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f7000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f70000000100000000</ViewHeaderState> 216 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 217 <CurrentItem>Synthesize - XST</CurrentItem> 218 </ItemView> 219 <ItemView guiview="File" > 220 <ClosedNodes> 221 <ClosedNodesVersion>1</ClosedNodesVersion> 222 </ClosedNodes> 223 <SelectedItems> 224 <SelectedItem>C:\Core MPI\SWITCH_GENERIC_16_16\INPUT_PORT_MODULE.vhd</SelectedItem> 225 </SelectedItems> 226 <ScrollbarPosition orientation="vertical" >23</ScrollbarPosition> 227 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 228 <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000307000000040101000100000000000000000000000064ffffffff000000810000000000000004000001f90000000100000000000000440000000100000000000000660000000100000000000000640000000100000000</ViewHeaderState> 229 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 230 <CurrentItem>C:\Core MPI\SWITCH_GENERIC_16_16\INPUT_PORT_MODULE.vhd</CurrentItem> 231 </ItemView> 232 <ItemView guiview="Library" > 233 <ClosedNodes> 234 <ClosedNodesVersion>1</ClosedNodesVersion> 235 <ClosedNode>work</ClosedNode> 236 </ClosedNodes> 237 <SelectedItems> 238 <SelectedItem>C:\Core MPI\SWITCH_GENERIC_16_16\SCHEDULER4_4.VHD</SelectedItem> 239 </SelectedItems> 240 <ScrollbarPosition orientation="vertical" >7</ScrollbarPosition> 241 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 242 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000000f7000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f70000000100000000</ViewHeaderState> 243 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 244 <CurrentItem>C:\Core MPI\SWITCH_GENERIC_16_16\SCHEDULER4_4.VHD</CurrentItem> 245 </ItemView> 246 <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" > 247 <ClosedNodes> 248 <ClosedNodesVersion>1</ClosedNodesVersion> 249 <ClosedNode>Design Utilities</ClosedNode> 250 </ClosedNodes> 251 <SelectedItems> 252 <SelectedItem/> 154 253 </SelectedItems> 155 254 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition> 156 255 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 157 256 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState> 158 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>159 <CurrentItem></CurrentItem>160 </ItemView>161 <ItemView guiview="File" >162 <ClosedNodes>163 <ClosedNodesVersion>1</ClosedNodesVersion>164 </ClosedNodes>165 <SelectedItems>166 <SelectedItem>C:\Core MPI\SWITCH_GENERIC_16_16\CoreTypes.vhd</SelectedItem>167 </SelectedItems>168 <ScrollbarPosition orientation="vertical" >15</ScrollbarPosition>169 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>170 <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000307000000040101000100000000000000000000000064ffffffff000000810000000000000004000001f90000000100000000000000440000000100000000000000660000000100000000000000640000000100000000</ViewHeaderState>171 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>172 <CurrentItem>C:\Core MPI\SWITCH_GENERIC_16_16\CoreTypes.vhd</CurrentItem>173 </ItemView>174 <ItemView guiview="Library" >175 <ClosedNodes>176 <ClosedNodesVersion>1</ClosedNodesVersion>177 <ClosedNode>work</ClosedNode>178 </ClosedNodes>179 <SelectedItems>180 <SelectedItem>C:\Core MPI\SWITCH_GENERIC_16_16\SCHEDULER4_4.VHD</SelectedItem>181 </SelectedItems>182 <ScrollbarPosition orientation="vertical" >7</ScrollbarPosition>183 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>184 <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000103000000010001000100000000000000000000000064ffffffff000000810000000000000001000001030000000100000000</ViewHeaderState>185 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>186 <CurrentItem>C:\Core MPI\SWITCH_GENERIC_16_16\SCHEDULER4_4.VHD</CurrentItem>187 </ItemView>188 <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >189 <ClosedNodes>190 <ClosedNodesVersion>1</ClosedNodesVersion>191 <ClosedNode>Design Utilities</ClosedNode>192 </ClosedNodes>193 <SelectedItems>194 <SelectedItem/>195 </SelectedItems>196 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>197 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>198 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001b0000000010000000100000000000000000000000064ffffffff000000810000000000000001000001b00000000100000000</ViewHeaderState>199 257 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 200 258 <CurrentItem/> … … 243 301 </ClosedNodes> 244 302 <SelectedItems> 245 <SelectedItem> xc6slx100-3fgg484</SelectedItem>246 </SelectedItems> 247 <ScrollbarPosition orientation="vertical" > 0</ScrollbarPosition>303 <SelectedItem>MultiMPITest - behavior (C:/Core MPI/CORE_MPI/MultiMPITest.vhd)</SelectedItem> 304 </SelectedItems> 305 <ScrollbarPosition orientation="vertical" >6</ScrollbarPosition> 248 306 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 249 307 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000002c1000000020000000000000000000000000000000064ffffffff000000810000000000000002000002c10000000100000000000000000000000100000000</ViewHeaderState> 250 308 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 251 <CurrentItem> xc6slx100-3fgg484</CurrentItem>309 <CurrentItem>MultiMPITest - behavior (C:/Core MPI/CORE_MPI/MultiMPITest.vhd)</CurrentItem> 252 310 </ItemView> 253 311 <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" > … … 257 315 </ClosedNodes> 258 316 <SelectedItems> 259 <SelectedItem ></SelectedItem>260 </SelectedItems> 261 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition> 262 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 263 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001 0d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010d0000000100000000</ViewHeaderState>264 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 265 <CurrentItem ></CurrentItem>317 <SelectedItem/> 318 </SelectedItems> 319 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition> 320 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 321 <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000132000000010000000100000000000000000000000064ffffffff000000810000000000000001000001320000000100000000</ViewHeaderState> 322 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 323 <CurrentItem/> 266 324 </ItemView> 267 325 <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" > … … 270 328 </ClosedNodes> 271 329 <SelectedItems> 272 <SelectedItem />273 </SelectedItems> 274 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition> 275 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 276 <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001 0d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010d0000000100000000</ViewHeaderState>277 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 278 <CurrentItem />279 </ItemView> 280 <SourceProcessView>000000ff0000000000000002000000d b000000a801000000050100000002</SourceProcessView>281 <CurrentView> Behavioral Simulation</CurrentView>330 <SelectedItem>ISim Simulator</SelectedItem> 331 </SelectedItems> 332 <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition> 333 <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition> 334 <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000132000000010000000100000000000000000000000064ffffffff000000810000000000000001000001320000000100000000</ViewHeaderState> 335 <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths> 336 <CurrentItem>ISim Simulator</CurrentItem> 337 </ItemView> 338 <SourceProcessView>000000ff0000000000000002000000d1000000d101000000050100000002</SourceProcessView> 339 <CurrentView>Implementation</CurrentView> 282 340 <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_PACKAGE_DECL" guiview="Process" > 283 341 <ClosedNodes> -
PROJECT_CORE_MPI/CORE_MPI/BRANCHES/v0.01/iseconfig/MultiMPITest.xreport
r39 r41 2 2 <report-views version="2.0" > 3 3 <header> 4 <DateModified>2012-12- 05T03:48:30</DateModified>5 <ModuleName> MultiMPITest</ModuleName>6 <SummaryTimeStamp>2012-1 1-05T16:48:15</SummaryTimeStamp>4 <DateModified>2012-12-20T15:14:17</DateModified> 5 <ModuleName>SWITCH_GEN</ModuleName> 6 <SummaryTimeStamp>2012-12-19T17:00:46</SummaryTimeStamp> 7 7 <SavedFilePath>C:/Core MPI/CORE_MPI/iseconfig/MultiMPITest.xreport</SavedFilePath> 8 8 <ImplementationReportsDirectory>C:/Core MPI/CORE_MPI\</ImplementationReportsDirectory> 9 <DateInitialized>2012-1 1-05T16:59:29</DateInitialized>9 <DateInitialized>2012-12-09T12:18:32</DateInitialized> 10 10 <EnableMessageFiltering>false</EnableMessageFiltering> 11 11 </header> 12 12 <body> 13 13 <viewgroup label="Design Overview" > 14 <view inputState="Unknown" program="implementation" ShowPartitionData="false" ExpandConstraints="true" type="FPGASummary" file=" MultiMPITest_summary.html" label="Summary" ExpandClockNets="true" ExpandWarnings="true" >14 <view inputState="Unknown" program="implementation" ShowPartitionData="false" ExpandConstraints="true" type="FPGASummary" file="SWITCH_GEN_summary.html" label="Summary" ExpandClockNets="true" ExpandWarnings="true" > 15 15 <toc-item title="Design Overview" target="Design Overview" /> 16 16 <toc-item title="Design Utilization Summary" target="Design Utilization Summary" /> … … 18 18 <toc-item title="Failing Constraints" target="Failing Constraints" /> 19 19 <toc-item title="Detailed Reports" target="Detailed Reports" /> 20 </view> 21 <view inputState="Unknown" program="implementation" contextTags="FPGA_ONLY" hidden="true" type="HTML" file="MultiMPITest_envsettings.html" label="System Settings" /> 22 <view inputState="Translated" program="map" locator="MAP_IOB_TABLE" contextTags="FPGA_ONLY" type="IOBProperties" file="MultiMPITest_map.xrpt" label="IOB Properties" /> 23 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Control_Sets" file="MultiMPITest_map.xrpt" label="Control Set Information" /> 24 <view inputState="Translated" program="map" locator="MAP_MODULE_HIERARCHY" contextTags="FPGA_ONLY" type="Module_Utilization" file="MultiMPITest_map.xrpt" label="Module Level Utilization" /> 25 <view inputState="Mapped" program="par" locator="CONSTRAINT_TABLE" contextTags="FPGA_ONLY" type="ConstraintsData" file="MultiMPITest.ptwx" label="Timing Constraints" translator="ptwxToTableXML.xslt" /> 26 <view inputState="Mapped" program="par" locator="PAR_PINOUT_BY_PIN_NUMBER" contextTags="FPGA_ONLY" type="PinoutData" file="MultiMPITest_par.xrpt" label="Pinout Report" /> 27 <view inputState="Mapped" program="par" locator="PAR_CLOCK_TABLE" contextTags="FPGA_ONLY" type="ClocksData" file="MultiMPITest_par.xrpt" showConstraints="0" label="Clock Report" /> 28 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY,EDK_OFF" type="Timing_Analyzer" file="MultiMPITest.twx" label="Static Timing" /> 29 <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="MultiMPITest_html/fit/report.htm" label="CPLD Fitter Report" /> 30 <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="MultiMPITest_html/tim/report.htm" label="CPLD Timing Report" /> 20 <table-item tableState="CollapsedTable" tableKey="CurrentWarnings" /> 21 <table-item tableState="CollapsedTable" tableKey="CurrentWarnings" /> 22 <table-item tableState="ExpandedTable" tableKey="DeviceUtilizationSummary" /> 23 <table-item tableState="CollapsedTable" tableKey="DeviceUtilizationSummary" /> 24 </view> 25 <view inputState="Unknown" program="implementation" contextTags="FPGA_ONLY" hidden="true" type="HTML" file="SWITCH_GEN_envsettings.html" label="System Settings" /> 26 <view inputState="Translated" program="map" locator="MAP_IOB_TABLE" contextTags="FPGA_ONLY" type="IOBProperties" file="SWITCH_GEN_map.xrpt" showConstraints="0" label="IOB Properties" /> 27 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Control_Sets" file="SWITCH_GEN_map.xrpt" label="Control Set Information" /> 28 <view inputState="Translated" program="map" locator="MAP_MODULE_HIERARCHY" contextTags="FPGA_ONLY" type="Module_Utilization" file="SWITCH_GEN_map.xrpt" label="Module Level Utilization" /> 29 <view inputState="Mapped" program="par" locator="CONSTRAINT_TABLE" contextTags="FPGA_ONLY" type="ConstraintsData" file="SWITCH_GEN.ptwx" showConstraints="0" label="Timing Constraints" translator="ptwxToTableXML.xslt" /> 30 <view inputState="Mapped" program="par" locator="PAR_PINOUT_BY_PIN_NUMBER" contextTags="FPGA_ONLY" type="PinoutData" file="SWITCH_GEN_par.xrpt" showConstraints="0" label="Pinout Report" /> 31 <view inputState="Mapped" program="par" locator="PAR_CLOCK_TABLE" contextTags="FPGA_ONLY" type="ClocksData" file="SWITCH_GEN_par.xrpt" showConstraints="0" label="Clock Report" /> 32 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY,EDK_OFF" type="Timing_Analyzer" file="SWITCH_GEN.twx" label="Static Timing" /> 33 <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="SWITCH_GEN_html/fit/report.htm" label="CPLD Fitter Report" /> 34 <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="EXTERNAL_HTML" file="SWITCH_GEN_html/tim/report.htm" label="CPLD Timing Report" /> 31 35 </viewgroup> 32 36 <viewgroup label="XPS Errors and Warnings" > … … 41 45 <view inputState="PreSynthesized" program="simgen" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="simgen.log" label="Simgen Log File" /> 42 46 <view inputState="PreSynthesized" program="bitinit" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="bitinit.log" label="BitInit Log File" /> 43 <view inputState="PreSynthesized" program="system" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file=" MultiMPITest.log" label="System Log File" />47 <view inputState="PreSynthesized" program="system" contextTags="EDK_ON" hidden="true" type="Secondary_Report" file="SWITCH_GEN.log" label="System Log File" /> 44 48 </viewgroup> 45 49 <viewgroup label="Errors and Warnings" > … … 57 61 </viewgroup> 58 62 <viewgroup label="Detailed Reports" > 59 <view program="xst" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="Report" file=" MultiMPITest.syr" label="Synthesis Report" >63 <view program="xst" contextTags="XST_ONLY,EDK_OFF" hidden="false" type="Report" file="SWITCH_GEN.syr" label="Synthesis Report" > 60 64 <toc-item title="Top of Report" target="Copyright " searchDir="Forward" /> 61 65 <toc-item title="Synthesis Options Summary" target=" Synthesis Options Summary " /> … … 83 87 <toc-item title="Cross Clock Domains Report" target="Cross Clock Domains Report:" subItemLevel="2" /> 84 88 </view> 85 <view program="synplify" contextTags="SYNPLIFY_ONLY,EDK_OFF" hidden="true" type="Report" file=" MultiMPITest.srr" label="Synplify Report" />86 <view program="precision" contextTags="PRECISION_ONLY,EDK_OFF" hidden="true" type="Report" file=" MultiMPITest.prec_log" label="Precision Report" />87 <view inputState="Synthesized" program="ngdbuild" type="Report" file=" MultiMPITest.bld" label="Translation Report" >89 <view program="synplify" contextTags="SYNPLIFY_ONLY,EDK_OFF" hidden="true" type="Report" file="SWITCH_GEN.srr" label="Synplify Report" /> 90 <view program="precision" contextTags="PRECISION_ONLY,EDK_OFF" hidden="true" type="Report" file="SWITCH_GEN.prec_log" label="Precision Report" /> 91 <view inputState="Synthesized" program="ngdbuild" type="Report" file="SWITCH_GEN.bld" label="Translation Report" > 88 92 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 89 93 <toc-item title="Command Line" target="Command Line:" /> … … 91 95 <toc-item title="Final Summary" target="NGDBUILD Design Results Summary:" /> 92 96 </view> 93 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" type="Report" file=" MultiMPITest_map.mrp" label="Map Report" >97 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" type="Report" file="SWITCH_GEN_map.mrp" label="Map Report" > 94 98 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 95 99 <toc-item title="Section 1: Errors" target="Section 1 -" searchDir="Backward" /> … … 107 111 <toc-item title="Section 13: Utilization by Hierarchy" target="Section 13 -" searchDir="Backward" /> 108 112 </view> 109 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" type="Report" file=" MultiMPITest.par" label="Place and Route Report" >113 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" type="Report" file="SWITCH_GEN.par" label="Place and Route Report" > 110 114 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 111 115 <toc-item title="Device Utilization" target="Device Utilization Summary:" /> … … 116 120 <toc-item title="Final Summary" target="Peak Memory Usage:" /> 117 121 </view> 118 <view inputState="Routed" program="trce" contextTags="FPGA_ONLY" type="Report" file=" MultiMPITest.twr" label="Post-PAR Static Timing Report" >122 <view inputState="Routed" program="trce" contextTags="FPGA_ONLY" type="Report" file="SWITCH_GEN.twr" label="Post-PAR Static Timing Report" > 119 123 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 120 124 <toc-item title="Timing Report Description" target="Device,package,speed:" /> … … 127 131 <toc-item title="Trace Settings" target="Trace Settings:" /> 128 132 </view> 129 <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file=" MultiMPITest.rpt" label="CPLD Fitter Report (Text)" >133 <view inputState="Translated" program="cpldfit" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file="SWITCH_GEN.rpt" label="CPLD Fitter Report (Text)" > 130 134 <toc-item title="Top of Report" target="cpldfit:" searchDir="Forward" /> 131 135 <toc-item title="Resources Summary" target="** Mapped Resource Summary **" /> … … 133 137 <toc-item title="Global Resources" target="** Global Control Resources **" /> 134 138 </view> 135 <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file=" MultiMPITest.tim" label="CPLD Timing Report (Text)" >139 <view inputState="Fitted" program="taengine" contextTags="CPLD_ONLY,EDK_OFF" hidden="true" type="Report" file="SWITCH_GEN.tim" label="CPLD Timing Report (Text)" > 136 140 <toc-item title="Top of Report" target="Performance Summary Report" searchDir="Forward" /> 137 141 <toc-item title="Performance Summary" target="Performance Summary:" /> 138 142 </view> 139 <view inputState="Routed" program="xpwr" contextTags="EDK_OFF" type="Report" file=" MultiMPITest.pwr" label="Power Report" >143 <view inputState="Routed" program="xpwr" contextTags="EDK_OFF" type="Report" file="SWITCH_GEN.pwr" label="Power Report" > 140 144 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 141 145 <toc-item title="Power summary" target="Power summary" /> 142 146 <toc-item title="Thermal summary" target="Thermal summary" /> 143 147 </view> 144 <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" type="Report" file=" MultiMPITest.bgn" label="Bitgen Report" >148 <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" type="Report" file="SWITCH_GEN.bgn" label="Bitgen Report" > 145 149 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 146 150 <toc-item title="Bitgen Options" target="Summary of Bitgen Options:" /> … … 150 154 <viewgroup label="Secondary Reports" > 151 155 <view inputState="PreSynthesized" program="isim" hidden="if_missing" type="Secondary_Report" file="isim.log" label="ISIM Simulator Log" /> 152 <view inputState="Synthesized" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/synthesis/ MultiMPITest_synthesis.nlf" label="Post-Synthesis Simulation Model Report" >153 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 154 </view> 155 <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/translate/ MultiMPITest_translate.nlf" label="Post-Translate Simulation Model Report" >156 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 157 </view> 158 <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_tran_fecn.nlf" label="Post-Translate Formality Netlist Report" />159 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file=" MultiMPITest_map.map" label="Map Log File" >156 <view inputState="Synthesized" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/synthesis/SWITCH_GEN_synthesis.nlf" label="Post-Synthesis Simulation Model Report" > 157 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 158 </view> 159 <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/translate/SWITCH_GEN_translate.nlf" label="Post-Translate Simulation Model Report" > 160 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 161 </view> 162 <view inputState="Translated" program="netgen" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_tran_fecn.nlf" label="Post-Translate Formality Netlist Report" /> 163 <view inputState="Translated" program="map" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="SWITCH_GEN_map.map" label="Map Log File" > 160 164 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 161 165 <toc-item title="Design Information" target="Design Information" /> … … 163 167 </view> 164 168 <view inputState="Routed" program="smartxplorer" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="smartxplorer_results/smartxplorer.txt" label="SmartXplorer Report" /> 165 <view inputState="Mapped" program="trce" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_preroute.twr" label="Post-Map Static Timing Report" >169 <view inputState="Mapped" program="trce" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_preroute.twr" label="Post-Map Static Timing Report" > 166 170 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 167 171 <toc-item title="Timing Report Description" target="Device,package,speed:" /> … … 174 178 <toc-item title="Trace Settings" target="Trace Settings:" /> 175 179 </view> 176 <view inputState="Mapped" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/map/ MultiMPITest_map.nlf" label="Post-Map Simulation Model Report" />177 <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_map.psr" label="Physical Synthesis Report" >178 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 179 </view> 180 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Pad_Report" file=" MultiMPITest_pad.txt" label="Pad Report" >181 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 182 </view> 183 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file=" MultiMPITest.unroutes" label="Unroutes Report" >184 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 185 </view> 186 <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_preroute.tsi" label="Post-Map Constraints Interaction Report" >187 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 188 </view> 189 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.grf" label="Guide Results Report" />190 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.dly" label="Asynchronous Delay Report" />191 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.clk_rgn" label="Clock Region Report" />192 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.tsi" label="Post-Place and Route Constraints Interaction Report" >193 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 194 </view> 195 <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_par_fecn.nlf" label="Post-Place and Route Formality Netlist Report" />196 <view inputState="Routed" program="netgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="netgen/par/ MultiMPITest_timesim.nlf" label="Post-Place and Route Simulation Model Report" />197 <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest_sta.nlf" label="Primetime Netlist Report" >198 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 199 </view> 200 <view inputState="Routed" program="ibiswriter" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.ibs" label="IBIS Model" >180 <view inputState="Mapped" program="netgen" hidden="if_missing" type="Secondary_Report" file="netgen/map/SWITCH_GEN_map.nlf" label="Post-Map Simulation Model Report" /> 181 <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_map.psr" label="Physical Synthesis Report" > 182 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 183 </view> 184 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Pad_Report" file="SWITCH_GEN_pad.txt" label="Pad Report" > 185 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 186 </view> 187 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="true" type="Secondary_Report" file="SWITCH_GEN.unroutes" label="Unroutes Report" > 188 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 189 </view> 190 <view inputState="Mapped" program="map" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_preroute.tsi" label="Post-Map Constraints Interaction Report" > 191 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 192 </view> 193 <view inputState="Mapped" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.grf" label="Guide Results Report" /> 194 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.dly" label="Asynchronous Delay Report" /> 195 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.clk_rgn" label="Clock Region Report" /> 196 <view inputState="Routed" program="par" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.tsi" label="Post-Place and Route Constraints Interaction Report" > 197 <toc-item title="Top of Report" target="Copyright (c)" searchDir="Forward" /> 198 </view> 199 <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_par_fecn.nlf" label="Post-Place and Route Formality Netlist Report" /> 200 <view inputState="Routed" program="netgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="netgen/par/SWITCH_GEN_timesim.nlf" label="Post-Place and Route Simulation Model Report" /> 201 <view inputState="Routed" program="netgen" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN_sta.nlf" label="Primetime Netlist Report" > 202 <toc-item title="Top of Report" target="Release" searchDir="Forward" /> 203 </view> 204 <view inputState="Routed" program="ibiswriter" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.ibs" label="IBIS Model" > 201 205 <toc-item title="Top of Report" target="IBIS Models for" searchDir="Forward" /> 202 206 <toc-item title="Component" target="Component " /> 203 207 </view> 204 <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.lck" label="Back-annotate Pin Report" >208 <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.lck" label="Back-annotate Pin Report" > 205 209 <toc-item title="Top of Report" target="pin2ucf Report File" searchDir="Forward" /> 206 210 <toc-item title="Constraint Conflicts Information" target="Constraint Conflicts Information" /> 207 211 </view> 208 <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file=" MultiMPITest.lpc" label="Locked Pin Constraints" >212 <view inputState="Routed" program="pin2ucf" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="SWITCH_GEN.lpc" label="Locked Pin Constraints" > 209 213 <toc-item title="Top of Report" target="top.lpc" searchDir="Forward" /> 210 214 <toc-item title="Newly Added Constraints" target="The following constraints were newly added" /> 211 215 </view> 212 <view inputState="Translated" program="netgen" contextTags="CPLD_ONLY,EDK_OFF" hidden="if_missing" type="Secondary_Report" file="netgen/fit/ MultiMPITest_timesim.nlf" label="Post-Fit Simulation Model Report" />216 <view inputState="Translated" program="netgen" contextTags="CPLD_ONLY,EDK_OFF" hidden="if_missing" type="Secondary_Report" file="netgen/fit/SWITCH_GEN_timesim.nlf" label="Post-Fit Simulation Model Report" /> 213 217 <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="HTML" file="usage_statistics_webtalk.html" label="WebTalk Report" /> 214 218 <view inputState="Routed" program="bitgen" contextTags="FPGA_ONLY" hidden="if_missing" type="Secondary_Report" file="webtalk.log" label="WebTalk Log File" />
Note: See TracChangeset
for help on using the changeset viewer.