[450] | 1 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 2 | // File: tsar_iob_cluster.cpp |
---|
| 3 | // Author: Alain Greiner |
---|
| 4 | // Copyright: UPMC/LIP6 |
---|
| 5 | // Date : april 2013 |
---|
| 6 | // This program is released under the GNU public license |
---|
| 7 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 8 | // Cluster(0,0) & Cluster(xmax-1,ymax-1) contains the IOB0 & IOB1 components. |
---|
| 9 | // These two clusters contain 6 extra components: |
---|
| 10 | // - 1 vci_io_bridge (connected to the 3 networks. |
---|
| 11 | // - 3 vci_dspin_wrapper for the IOB. |
---|
| 12 | // - 2 dspin_local_crossbar for commands and responses. |
---|
| 13 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 14 | |
---|
| 15 | #include "../include/tsar_iob_cluster.h" |
---|
| 16 | |
---|
| 17 | namespace soclib { namespace caba { |
---|
| 18 | |
---|
| 19 | ////////////////////////////////////////////////////////////////////////// |
---|
| 20 | // Constructor |
---|
| 21 | ////////////////////////////////////////////////////////////////////////// |
---|
| 22 | template<typename vci_param_int, |
---|
| 23 | typename vci_param_ext, |
---|
| 24 | size_t dspin_int_cmd_width, |
---|
| 25 | size_t dspin_int_rsp_width, |
---|
| 26 | size_t dspin_ram_cmd_width, |
---|
| 27 | size_t dspin_ram_rsp_width> |
---|
| 28 | TsarIobCluster<vci_param_int, |
---|
| 29 | vci_param_ext, |
---|
| 30 | dspin_int_cmd_width, |
---|
| 31 | dspin_int_rsp_width, |
---|
| 32 | dspin_ram_cmd_width, |
---|
| 33 | dspin_ram_rsp_width>::TsarIobCluster( |
---|
| 34 | ////////////////////////////////////////////////////////////////////////// |
---|
| 35 | sc_module_name insname, |
---|
| 36 | size_t nb_procs, |
---|
| 37 | size_t nb_dmas, |
---|
| 38 | size_t x_id, |
---|
| 39 | size_t y_id, |
---|
| 40 | size_t xmax, |
---|
| 41 | size_t ymax, |
---|
| 42 | |
---|
| 43 | const soclib::common::MappingTable &mt_int, |
---|
| 44 | const soclib::common::MappingTable &mt_ram, |
---|
| 45 | const soclib::common::MappingTable &mt_iox, |
---|
| 46 | |
---|
| 47 | size_t x_width, |
---|
| 48 | size_t y_width, |
---|
| 49 | size_t l_width, |
---|
| 50 | |
---|
[550] | 51 | size_t memc_int_tgtid, // local index |
---|
| 52 | size_t xicu_int_tgtid, // local index |
---|
| 53 | size_t mdma_int_tgtid, // local index |
---|
| 54 | size_t iobx_int_tgtid, // local index |
---|
[450] | 55 | |
---|
[550] | 56 | size_t proc_int_srcid, // local index |
---|
| 57 | size_t mdma_int_srcid, // local index |
---|
| 58 | size_t iobx_int_srcid, // local index |
---|
[450] | 59 | |
---|
[550] | 60 | size_t xram_ram_tgtid, // local index |
---|
[450] | 61 | |
---|
[550] | 62 | size_t memc_ram_srcid, // local index |
---|
| 63 | size_t iobx_ram_srcid, // local index |
---|
[450] | 64 | |
---|
| 65 | size_t memc_ways, |
---|
| 66 | size_t memc_sets, |
---|
| 67 | size_t l1_i_ways, |
---|
| 68 | size_t l1_i_sets, |
---|
| 69 | size_t l1_d_ways, |
---|
| 70 | size_t l1_d_sets, |
---|
| 71 | size_t xram_latency, |
---|
| 72 | |
---|
| 73 | const Loader &loader, |
---|
| 74 | |
---|
| 75 | uint32_t frozen_cycles, |
---|
| 76 | uint32_t debug_start_cycle, |
---|
| 77 | bool memc_debug_ok, |
---|
| 78 | bool proc_debug_ok, |
---|
| 79 | bool iob_debug_ok ) |
---|
| 80 | : soclib::caba::BaseModule(insname), |
---|
| 81 | p_clk("clk"), |
---|
| 82 | p_resetn("resetn") |
---|
| 83 | { |
---|
| 84 | assert( (x_id < xmax) and (y_id < ymax) and "Illegal cluster coordinates"); |
---|
| 85 | |
---|
| 86 | size_t cluster_id = x_id * ymax + y_id; |
---|
| 87 | |
---|
[550] | 88 | size_t cluster_iob0 = 0; // South-West cluster |
---|
| 89 | size_t cluster_iob1 = xmax*ymax-1; // North-East cluster |
---|
| 90 | |
---|
[450] | 91 | // Vectors of DSPIN ports for inter-cluster communications |
---|
[468] | 92 | p_dspin_int_cmd_in = alloc_elems<DspinInput<dspin_int_cmd_width> >("p_int_cmd_in", 4, 3); |
---|
| 93 | p_dspin_int_cmd_out = alloc_elems<DspinOutput<dspin_int_cmd_width> >("p_int_cmd_out", 4, 3); |
---|
| 94 | p_dspin_int_rsp_in = alloc_elems<DspinInput<dspin_int_rsp_width> >("p_int_rsp_in", 4, 2); |
---|
| 95 | p_dspin_int_rsp_out = alloc_elems<DspinOutput<dspin_int_rsp_width> >("p_int_rsp_out", 4, 2); |
---|
[450] | 96 | |
---|
| 97 | p_dspin_ram_cmd_in = alloc_elems<DspinInput<dspin_ram_cmd_width> >("p_ext_cmd_in", 4); |
---|
| 98 | p_dspin_ram_cmd_out = alloc_elems<DspinOutput<dspin_ram_cmd_width> >("p_ext_cmd_out", 4); |
---|
| 99 | p_dspin_ram_rsp_in = alloc_elems<DspinInput<dspin_ram_rsp_width> >("p_ext_rsp_in", 4); |
---|
| 100 | p_dspin_ram_rsp_out = alloc_elems<DspinOutput<dspin_ram_rsp_width> >("p_ext_rsp_out", 4); |
---|
| 101 | |
---|
[550] | 102 | // ports in cluster_iob0 and cluster_iob1 only |
---|
[450] | 103 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
| 104 | { |
---|
[550] | 105 | // VCI ports from IOB to IOX network |
---|
| 106 | p_vci_iob_iox_ini = new soclib::caba::VciInitiator<vci_param_ext>; |
---|
| 107 | p_vci_iob_iox_tgt = new soclib::caba::VciTarget<vci_param_ext>; |
---|
| 108 | |
---|
| 109 | // DSPIN ports from IOB to RAM network |
---|
| 110 | p_dspin_iob_cmd_out = new soclib::caba::DspinOutput<dspin_ram_cmd_width>; |
---|
| 111 | p_dspin_iob_rsp_in = new soclib::caba::DspinInput<dspin_ram_rsp_width>; |
---|
[450] | 112 | } |
---|
| 113 | |
---|
| 114 | // IRQ ports in cluster_iob0 only |
---|
| 115 | if ( cluster_id == cluster_iob0 ) |
---|
| 116 | { |
---|
| 117 | for ( size_t n=0 ; n<32 ; n++ ) p_irq[n] = new sc_in<bool>; |
---|
| 118 | } |
---|
| 119 | |
---|
| 120 | ///////////////////////////////////////////////////////////////////////////// |
---|
| 121 | // Hardware components |
---|
| 122 | ///////////////////////////////////////////////////////////////////////////// |
---|
| 123 | |
---|
| 124 | //////////// PROCS |
---|
| 125 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 126 | { |
---|
| 127 | std::ostringstream s_proc; |
---|
| 128 | s_proc << "proc_" << x_id << "_" << y_id << "_" << p; |
---|
| 129 | proc[p] = new VciCcVCacheWrapper<vci_param_int, |
---|
| 130 | dspin_int_cmd_width, |
---|
| 131 | dspin_int_rsp_width, |
---|
| 132 | GdbServer<Mips32ElIss> >( |
---|
| 133 | s_proc.str().c_str(), |
---|
| 134 | cluster_id*nb_procs + p, // GLOBAL PROC_ID |
---|
| 135 | mt_int, // Mapping Table INT network |
---|
| 136 | IntTab(cluster_id,p), // SRCID |
---|
| 137 | (cluster_id << l_width) + p, // CC_GLOBAL_ID |
---|
| 138 | 8, // ITLB ways |
---|
| 139 | 8, // ITLB sets |
---|
| 140 | 8, // DTLB ways |
---|
| 141 | 8, // DTLB sets |
---|
| 142 | l1_i_ways,l1_i_sets,16, // ICACHE size |
---|
| 143 | l1_d_ways,l1_d_sets,16, // DCACHE size |
---|
| 144 | 4, // WBUF nlines |
---|
| 145 | 4, // WBUF nwords |
---|
| 146 | x_width, |
---|
| 147 | y_width, |
---|
| 148 | frozen_cycles, // max frozen cycles |
---|
| 149 | debug_start_cycle, |
---|
| 150 | proc_debug_ok); |
---|
| 151 | |
---|
| 152 | std::ostringstream s_wi_proc; |
---|
| 153 | s_wi_proc << "proc_wi_" << x_id << "_" << y_id << "_" << p; |
---|
| 154 | proc_wi[p] = new VciDspinInitiatorWrapper<vci_param_int, |
---|
| 155 | dspin_int_cmd_width, |
---|
| 156 | dspin_int_rsp_width>( |
---|
| 157 | s_wi_proc.str().c_str(), |
---|
| 158 | x_width + y_width + l_width); |
---|
| 159 | } |
---|
| 160 | |
---|
| 161 | /////////// MEMC |
---|
| 162 | std::ostringstream s_memc; |
---|
| 163 | s_memc << "memc_" << x_id << "_" << y_id; |
---|
| 164 | memc = new VciMemCache<vci_param_int, |
---|
| 165 | vci_param_ext, |
---|
| 166 | dspin_int_rsp_width, |
---|
| 167 | dspin_int_cmd_width>( |
---|
| 168 | s_memc.str().c_str(), |
---|
| 169 | mt_int, // Mapping Table INT network |
---|
| 170 | mt_ram, // Mapping Table RAM network |
---|
| 171 | IntTab(cluster_id, memc_ram_srcid), // SRCID RAM network |
---|
| 172 | IntTab(cluster_id, memc_int_tgtid), // TGTID INT network |
---|
| 173 | (cluster_id << l_width) + nb_procs, // CC_GLOBAL_ID |
---|
[550] | 174 | x_width, // number of bits for x coordinate |
---|
| 175 | y_width, // number of bits for y coordinate |
---|
[450] | 176 | memc_ways, memc_sets, 16, // CACHE SIZE |
---|
| 177 | 3, // MAX NUMBER OF COPIES |
---|
| 178 | 4096, // HEAP SIZE |
---|
| 179 | 8, // TRANSACTION TABLE DEPTH |
---|
| 180 | 8, // UPDATE TABLE DEPTH |
---|
[468] | 181 | 8, // INVALIDATE TABLE DEPTH |
---|
[450] | 182 | debug_start_cycle, |
---|
| 183 | memc_debug_ok ); |
---|
| 184 | |
---|
| 185 | std::ostringstream s_wt_memc; |
---|
| 186 | s_wt_memc << "memc_wt_" << x_id << "_" << y_id; |
---|
| 187 | memc_int_wt = new VciDspinTargetWrapper<vci_param_int, |
---|
| 188 | dspin_int_cmd_width, |
---|
| 189 | dspin_int_rsp_width>( |
---|
| 190 | s_wt_memc.str().c_str(), |
---|
| 191 | x_width + y_width + l_width); |
---|
| 192 | |
---|
| 193 | std::ostringstream s_wi_memc; |
---|
| 194 | s_wi_memc << "memc_wi_" << x_id << "_" << y_id; |
---|
| 195 | memc_ram_wi = new VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 196 | dspin_ram_cmd_width, |
---|
| 197 | dspin_ram_rsp_width>( |
---|
| 198 | s_wi_memc.str().c_str(), |
---|
| 199 | x_width + y_width + l_width); |
---|
| 200 | |
---|
| 201 | /////////// XICU |
---|
| 202 | std::ostringstream s_xicu; |
---|
| 203 | s_xicu << "xicu_" << x_id << "_" << y_id; |
---|
| 204 | xicu = new VciXicu<vci_param_int>( |
---|
| 205 | s_xicu.str().c_str(), |
---|
| 206 | mt_int, // mapping table INT network |
---|
| 207 | IntTab(cluster_id,xicu_int_tgtid), // TGTID direct space |
---|
| 208 | nb_procs, // number of timer IRQs |
---|
| 209 | 32, // number of hard IRQs |
---|
| 210 | 32, // number of soft IRQs |
---|
| 211 | nb_procs); // number of output IRQs |
---|
| 212 | |
---|
| 213 | std::ostringstream s_wt_xicu; |
---|
| 214 | s_wt_xicu << "xicu_wt_" << x_id << "_" << y_id; |
---|
| 215 | xicu_int_wt = new VciDspinTargetWrapper<vci_param_int, |
---|
| 216 | dspin_int_cmd_width, |
---|
| 217 | dspin_int_rsp_width>( |
---|
| 218 | s_wt_xicu.str().c_str(), |
---|
| 219 | x_width + y_width + l_width); |
---|
| 220 | |
---|
| 221 | //////////// MDMA |
---|
| 222 | std::ostringstream s_mdma; |
---|
| 223 | s_mdma << "mdma_" << x_id << "_" << y_id; |
---|
| 224 | mdma = new VciMultiDma<vci_param_int>( |
---|
| 225 | s_mdma.str().c_str(), |
---|
| 226 | mt_int, |
---|
| 227 | IntTab(cluster_id, nb_procs), // SRCID |
---|
| 228 | IntTab(cluster_id, mdma_int_tgtid), // TGTID |
---|
| 229 | 64, // burst size |
---|
| 230 | nb_dmas); // number of IRQs |
---|
| 231 | |
---|
| 232 | std::ostringstream s_wt_mdma; |
---|
| 233 | s_wt_mdma << "mdma_wt_" << x_id << "_" << y_id; |
---|
| 234 | mdma_int_wt = new VciDspinTargetWrapper<vci_param_int, |
---|
| 235 | dspin_int_cmd_width, |
---|
| 236 | dspin_int_rsp_width>( |
---|
| 237 | s_wt_mdma.str().c_str(), |
---|
| 238 | x_width + y_width + l_width); |
---|
| 239 | |
---|
| 240 | std::ostringstream s_wi_mdma; |
---|
| 241 | s_wi_mdma << "mdma_wi_" << x_id << "_" << y_id; |
---|
| 242 | mdma_int_wi = new VciDspinInitiatorWrapper<vci_param_int, |
---|
| 243 | dspin_int_cmd_width, |
---|
| 244 | dspin_int_rsp_width>( |
---|
| 245 | s_wi_mdma.str().c_str(), |
---|
| 246 | x_width + y_width + l_width); |
---|
| 247 | |
---|
| 248 | /////////// Direct LOCAL_XBAR(S) |
---|
| 249 | size_t nb_direct_initiators = nb_procs + 1; |
---|
| 250 | size_t nb_direct_targets = 3; |
---|
| 251 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
| 252 | { |
---|
| 253 | nb_direct_initiators = nb_procs + 2; |
---|
| 254 | nb_direct_targets = 4; |
---|
| 255 | } |
---|
| 256 | |
---|
| 257 | std::ostringstream s_int_xbar_cmd_d; |
---|
| 258 | s_int_xbar_cmd_d << "int_xbar_cmd_d_" << x_id << "_" << y_id; |
---|
| 259 | int_xbar_cmd_d = new DspinLocalCrossbar<dspin_int_cmd_width>( |
---|
| 260 | s_int_xbar_cmd_d.str().c_str(), |
---|
| 261 | mt_int, // mapping table |
---|
| 262 | x_id, y_id, // cluster coordinates |
---|
| 263 | x_width, y_width, l_width, |
---|
| 264 | nb_direct_initiators, // number of local of sources |
---|
| 265 | nb_direct_targets, // number of local dests |
---|
| 266 | 2, 2, // fifo depths |
---|
| 267 | true, // CMD crossbar |
---|
| 268 | true, // use routing table |
---|
| 269 | false ); // no broacast |
---|
| 270 | |
---|
| 271 | std::ostringstream s_int_xbar_rsp_d; |
---|
| 272 | s_int_xbar_rsp_d << "int_xbar_rsp_d_" << x_id << "_" << y_id; |
---|
| 273 | int_xbar_rsp_d = new DspinLocalCrossbar<dspin_int_rsp_width>( |
---|
| 274 | s_int_xbar_rsp_d.str().c_str(), |
---|
| 275 | mt_int, // mapping table |
---|
| 276 | x_id, y_id, // cluster coordinates |
---|
| 277 | x_width, y_width, l_width, |
---|
| 278 | nb_direct_targets, // number of local sources |
---|
| 279 | nb_direct_initiators, // number of local dests |
---|
| 280 | 2, 2, // fifo depths |
---|
| 281 | false, // RSP crossbar |
---|
| 282 | false, // don't use routing table |
---|
| 283 | false ); // no broacast |
---|
| 284 | |
---|
| 285 | //////////// Coherence LOCAL_XBAR(S) |
---|
| 286 | std::ostringstream s_int_xbar_m2p_c; |
---|
| 287 | s_int_xbar_m2p_c << "int_xbar_m2p_c_" << x_id << "_" << y_id; |
---|
| 288 | int_xbar_m2p_c = new DspinLocalCrossbar<dspin_int_cmd_width>( |
---|
| 289 | s_int_xbar_m2p_c.str().c_str(), |
---|
| 290 | mt_int, // mapping table |
---|
| 291 | x_id, y_id, // cluster coordinates |
---|
| 292 | x_width, y_width, l_width, // several dests |
---|
| 293 | 1, // number of local sources |
---|
| 294 | nb_procs, // number of local dests |
---|
| 295 | 2, 2, // fifo depths |
---|
| 296 | true, // pseudo CMD |
---|
| 297 | false, // no routing table |
---|
| 298 | true ); // broacast |
---|
| 299 | |
---|
| 300 | std::ostringstream s_int_xbar_p2m_c; |
---|
| 301 | s_int_xbar_p2m_c << "int_xbar_p2m_c_" << x_id << "_" << y_id; |
---|
| 302 | int_xbar_p2m_c = new DspinLocalCrossbar<dspin_int_rsp_width>( |
---|
| 303 | s_int_xbar_p2m_c.str().c_str(), |
---|
| 304 | mt_int, // mapping table |
---|
| 305 | x_id, y_id, // cluster coordinates |
---|
| 306 | x_width, y_width, 0, // only one dest |
---|
| 307 | nb_procs, // number of local sources |
---|
| 308 | 1, // number of local dests |
---|
| 309 | 2, 2, // fifo depths |
---|
| 310 | false, // pseudo RSP |
---|
| 311 | false, // no routing table |
---|
| 312 | false ); // no broacast |
---|
| 313 | |
---|
[468] | 314 | std::ostringstream s_int_xbar_clack_c; |
---|
| 315 | s_int_xbar_clack_c << "int_xbar_clack_c_" << x_id << "_" << y_id; |
---|
| 316 | int_xbar_clack_c = new DspinLocalCrossbar<dspin_int_cmd_width>( |
---|
| 317 | s_int_xbar_clack_c.str().c_str(), |
---|
| 318 | mt_int, // mapping table |
---|
| 319 | x_id, y_id, // cluster coordinates |
---|
| 320 | x_width, y_width, l_width, |
---|
| 321 | 1, // number of local sources |
---|
| 322 | nb_procs, // number of local targets |
---|
| 323 | 1, 1, // fifo depths |
---|
| 324 | true, // CMD |
---|
| 325 | false, // don't use local routing table |
---|
| 326 | false); // broadcast |
---|
| 327 | |
---|
[450] | 328 | ////////////// INT ROUTER(S) |
---|
| 329 | std::ostringstream s_int_router_cmd; |
---|
| 330 | s_int_router_cmd << "router_cmd_" << x_id << "_" << y_id; |
---|
| 331 | int_router_cmd = new VirtualDspinRouter<dspin_int_cmd_width>( |
---|
| 332 | s_int_router_cmd.str().c_str(), |
---|
| 333 | x_id,y_id, // coordinate in the mesh |
---|
| 334 | x_width, y_width, // x & y fields width |
---|
[468] | 335 | 3, // nb virtual channels |
---|
[450] | 336 | 4,4); // input & output fifo depths |
---|
| 337 | |
---|
| 338 | std::ostringstream s_int_router_rsp; |
---|
| 339 | s_int_router_rsp << "router_rsp_" << x_id << "_" << y_id; |
---|
| 340 | int_router_rsp = new VirtualDspinRouter<dspin_int_rsp_width>( |
---|
| 341 | s_int_router_rsp.str().c_str(), |
---|
[550] | 342 | x_id,y_id, // router coordinates in mesh |
---|
[450] | 343 | x_width, y_width, // x & y fields width |
---|
[468] | 344 | 2, // nb virtual channels |
---|
[450] | 345 | 4,4); // input & output fifo depths |
---|
| 346 | |
---|
| 347 | ////////////// XRAM |
---|
| 348 | std::ostringstream s_xram; |
---|
| 349 | s_xram << "xram_" << x_id << "_" << y_id; |
---|
| 350 | xram = new VciSimpleRam<vci_param_ext>( |
---|
| 351 | s_xram.str().c_str(), |
---|
| 352 | IntTab(cluster_id, xram_ram_tgtid ), |
---|
| 353 | mt_ram, |
---|
| 354 | loader, |
---|
| 355 | xram_latency); |
---|
| 356 | |
---|
| 357 | std::ostringstream s_wt_xram; |
---|
| 358 | s_wt_xram << "xram_wt_" << x_id << "_" << y_id; |
---|
| 359 | xram_ram_wt = new VciDspinTargetWrapper<vci_param_ext, |
---|
| 360 | dspin_ram_cmd_width, |
---|
| 361 | dspin_ram_rsp_width>( |
---|
| 362 | s_wt_xram.str().c_str(), |
---|
| 363 | x_width + y_width + l_width); |
---|
| 364 | |
---|
| 365 | ///////////// RAM ROUTER(S) |
---|
| 366 | std::ostringstream s_ram_router_cmd; |
---|
| 367 | s_ram_router_cmd << "ram_router_cmd_" << x_id << "_" << y_id; |
---|
[550] | 368 | ram_router_cmd = new DspinRouterTsar<dspin_ram_cmd_width>( |
---|
[450] | 369 | s_ram_router_cmd.str().c_str(), |
---|
[550] | 370 | x_id, y_id, // router coordinates in mesh |
---|
| 371 | x_width, // x field width in first flit |
---|
| 372 | x_width, // y field width in first flit |
---|
| 373 | 4, 4, // input & output fifo depths |
---|
| 374 | cluster_iob0, // cluster containing IOB0 |
---|
| 375 | cluster_iob1, // cluster containing IOB1 |
---|
| 376 | l_width, // local field width in first flit |
---|
| 377 | iobx_ram_srcid ); // IOB local index |
---|
[450] | 378 | |
---|
| 379 | std::ostringstream s_ram_router_rsp; |
---|
| 380 | s_ram_router_rsp << "ram_router_rsp_" << x_id << "_" << y_id; |
---|
[550] | 381 | ram_router_rsp = new DspinRouterTsar<dspin_ram_rsp_width>( |
---|
[450] | 382 | s_ram_router_rsp.str().c_str(), |
---|
[550] | 383 | x_id, y_id, // coordinates in mesh |
---|
| 384 | x_width, // x field width in first flit |
---|
| 385 | y_width, // y field width in first flit |
---|
| 386 | 4, 4, // input & output fifo depths |
---|
| 387 | cluster_iob0, // cluster containing IOB0 |
---|
| 388 | cluster_iob1, // cluster containing IOB1 |
---|
| 389 | l_width, // local field width in first flit |
---|
| 390 | iobx_ram_srcid ); // IOB local index |
---|
[450] | 391 | |
---|
[550] | 392 | |
---|
[450] | 393 | ////////////////////// I/O CLUSTER ONLY /////////////////////// |
---|
| 394 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
| 395 | { |
---|
| 396 | /////////// IO_BRIDGE |
---|
| 397 | size_t iox_local_id; |
---|
| 398 | size_t global_id; |
---|
| 399 | bool has_irqs; |
---|
| 400 | if ( cluster_id == cluster_iob0 ) |
---|
| 401 | { |
---|
| 402 | iox_local_id = 0; |
---|
| 403 | global_id = cluster_iob0; |
---|
| 404 | has_irqs = true; |
---|
| 405 | } |
---|
| 406 | else |
---|
| 407 | { |
---|
| 408 | iox_local_id = 1; |
---|
| 409 | global_id = cluster_iob1; |
---|
| 410 | has_irqs = false; |
---|
| 411 | } |
---|
| 412 | |
---|
| 413 | std::ostringstream s_iob; |
---|
| 414 | s_iob << "iob_" << x_id << "_" << y_id; |
---|
| 415 | iob = new VciIoBridge<vci_param_int, |
---|
| 416 | vci_param_ext>( |
---|
| 417 | s_iob.str().c_str(), |
---|
| 418 | mt_ram, // EXT network maptab |
---|
| 419 | mt_int, // INT network maptab |
---|
| 420 | mt_iox, // IOX network maptab |
---|
| 421 | IntTab( global_id, iobx_int_tgtid ), // INT TGTID |
---|
| 422 | IntTab( global_id, iobx_int_srcid ), // INT SRCID |
---|
| 423 | IntTab( global_id, iox_local_id ), // IOX TGTID |
---|
| 424 | has_irqs, |
---|
| 425 | 16, // cache line words |
---|
| 426 | 8, // IOTLB ways |
---|
| 427 | 8, // IOTLB sets |
---|
| 428 | debug_start_cycle, |
---|
| 429 | iob_debug_ok ); |
---|
| 430 | |
---|
| 431 | std::ostringstream s_iob_int_wi; |
---|
| 432 | s_iob_int_wi << "iob_int_wi_" << x_id << "_" << y_id; |
---|
| 433 | iob_int_wi = new VciDspinInitiatorWrapper<vci_param_int, |
---|
| 434 | dspin_int_cmd_width, |
---|
| 435 | dspin_int_rsp_width>( |
---|
| 436 | s_iob_int_wi.str().c_str(), |
---|
| 437 | x_width + y_width + l_width); |
---|
| 438 | |
---|
| 439 | std::ostringstream s_iob_int_wt; |
---|
| 440 | s_iob_int_wt << "iob_int_wt_" << x_id << "_" << y_id; |
---|
| 441 | iob_int_wt = new VciDspinTargetWrapper<vci_param_int, |
---|
| 442 | dspin_int_cmd_width, |
---|
| 443 | dspin_int_rsp_width>( |
---|
| 444 | s_iob_int_wt.str().c_str(), |
---|
| 445 | x_width + y_width + l_width); |
---|
| 446 | |
---|
| 447 | std::ostringstream s_iob_ram_wi; |
---|
| 448 | s_iob_ram_wi << "iob_ram_wi_" << x_id << "_" << y_id; |
---|
| 449 | iob_ram_wi = new VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 450 | dspin_ram_cmd_width, |
---|
| 451 | dspin_ram_rsp_width>( |
---|
| 452 | s_iob_ram_wi.str().c_str(), |
---|
| 453 | x_width + y_width + l_width); |
---|
[550] | 454 | } // end if IO |
---|
[450] | 455 | |
---|
| 456 | //////////////////////////////////// |
---|
| 457 | // Connections are defined here |
---|
| 458 | //////////////////////////////////// |
---|
| 459 | |
---|
| 460 | // on coherence network : local srcid[proc] in [0...nb_procs-1] |
---|
| 461 | // : local srcid[memc] = nb_procs |
---|
| 462 | |
---|
| 463 | //////////////////////// internal CMD & RSP routers |
---|
| 464 | int_router_cmd->p_clk (this->p_clk); |
---|
| 465 | int_router_cmd->p_resetn (this->p_resetn); |
---|
| 466 | int_router_rsp->p_clk (this->p_clk); |
---|
| 467 | int_router_rsp->p_resetn (this->p_resetn); |
---|
[468] | 468 | |
---|
| 469 | for (int i = 0; i < 4; i++) |
---|
[450] | 470 | { |
---|
[468] | 471 | for(int k = 0; k < 3; k++) |
---|
[450] | 472 | { |
---|
[468] | 473 | int_router_cmd->p_out[i][k] (this->p_dspin_int_cmd_out[i][k]); |
---|
| 474 | int_router_cmd->p_in[i][k] (this->p_dspin_int_cmd_in[i][k]); |
---|
[450] | 475 | } |
---|
[468] | 476 | |
---|
| 477 | for(int k = 0; k < 2; k++) |
---|
| 478 | { |
---|
| 479 | int_router_rsp->p_out[i][k] (this->p_dspin_int_rsp_out[i][k]); |
---|
| 480 | int_router_rsp->p_in[i][k] (this->p_dspin_int_rsp_in[i][k]); |
---|
| 481 | } |
---|
[450] | 482 | } |
---|
| 483 | |
---|
| 484 | // local ports |
---|
[468] | 485 | int_router_cmd->p_out[4][0] (signal_int_dspin_cmd_g2l_d); |
---|
| 486 | int_router_cmd->p_out[4][1] (signal_int_dspin_m2p_g2l_c); |
---|
| 487 | int_router_cmd->p_out[4][2] (signal_int_dspin_clack_g2l_c); |
---|
| 488 | int_router_cmd->p_in[4][0] (signal_int_dspin_cmd_l2g_d); |
---|
| 489 | int_router_cmd->p_in[4][1] (signal_int_dspin_m2p_l2g_c); |
---|
| 490 | int_router_cmd->p_in[4][2] (signal_int_dspin_clack_l2g_c); |
---|
[450] | 491 | |
---|
[468] | 492 | int_router_rsp->p_out[4][0] (signal_int_dspin_rsp_g2l_d); |
---|
| 493 | int_router_rsp->p_out[4][1] (signal_int_dspin_p2m_g2l_c); |
---|
| 494 | int_router_rsp->p_in[4][0] (signal_int_dspin_rsp_l2g_d); |
---|
| 495 | int_router_rsp->p_in[4][1] (signal_int_dspin_p2m_l2g_c); |
---|
[450] | 496 | |
---|
| 497 | ///////////////////// CMD DSPIN local crossbar direct |
---|
| 498 | int_xbar_cmd_d->p_clk (this->p_clk); |
---|
| 499 | int_xbar_cmd_d->p_resetn (this->p_resetn); |
---|
| 500 | int_xbar_cmd_d->p_global_out (signal_int_dspin_cmd_l2g_d); |
---|
| 501 | int_xbar_cmd_d->p_global_in (signal_int_dspin_cmd_g2l_d); |
---|
| 502 | |
---|
| 503 | int_xbar_cmd_d->p_local_out[memc_int_tgtid] (signal_int_dspin_cmd_memc_t); |
---|
| 504 | int_xbar_cmd_d->p_local_out[xicu_int_tgtid] (signal_int_dspin_cmd_xicu_t); |
---|
| 505 | int_xbar_cmd_d->p_local_out[mdma_int_tgtid] (signal_int_dspin_cmd_mdma_t); |
---|
| 506 | |
---|
| 507 | int_xbar_cmd_d->p_local_in[mdma_int_srcid] (signal_int_dspin_cmd_mdma_i); |
---|
| 508 | |
---|
| 509 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 510 | int_xbar_cmd_d->p_local_in[proc_int_srcid+p] (signal_int_dspin_cmd_proc_i[p]); |
---|
| 511 | |
---|
| 512 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
| 513 | { |
---|
| 514 | int_xbar_cmd_d->p_local_out[iobx_int_tgtid] (signal_int_dspin_cmd_iobx_t); |
---|
| 515 | int_xbar_cmd_d->p_local_in[iobx_int_srcid] (signal_int_dspin_cmd_iobx_i); |
---|
| 516 | } |
---|
| 517 | |
---|
| 518 | //////////////////////// RSP DSPIN local crossbar direct |
---|
| 519 | int_xbar_rsp_d->p_clk (this->p_clk); |
---|
| 520 | int_xbar_rsp_d->p_resetn (this->p_resetn); |
---|
| 521 | int_xbar_rsp_d->p_global_out (signal_int_dspin_rsp_l2g_d); |
---|
| 522 | int_xbar_rsp_d->p_global_in (signal_int_dspin_rsp_g2l_d); |
---|
| 523 | |
---|
| 524 | int_xbar_rsp_d->p_local_in[memc_int_tgtid] (signal_int_dspin_rsp_memc_t); |
---|
| 525 | int_xbar_rsp_d->p_local_in[xicu_int_tgtid] (signal_int_dspin_rsp_xicu_t); |
---|
| 526 | int_xbar_rsp_d->p_local_in[mdma_int_tgtid] (signal_int_dspin_rsp_mdma_t); |
---|
| 527 | |
---|
| 528 | int_xbar_rsp_d->p_local_out[mdma_int_srcid] (signal_int_dspin_rsp_mdma_i); |
---|
| 529 | |
---|
| 530 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 531 | int_xbar_rsp_d->p_local_out[proc_int_srcid+p] (signal_int_dspin_rsp_proc_i[p]); |
---|
| 532 | |
---|
| 533 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
| 534 | { |
---|
| 535 | int_xbar_rsp_d->p_local_in[iobx_int_tgtid] (signal_int_dspin_rsp_iobx_t); |
---|
| 536 | int_xbar_rsp_d->p_local_out[iobx_int_srcid] (signal_int_dspin_rsp_iobx_i); |
---|
| 537 | } |
---|
| 538 | |
---|
| 539 | ////////////////////// M2P DSPIN local crossbar coherence |
---|
| 540 | int_xbar_m2p_c->p_clk (this->p_clk); |
---|
| 541 | int_xbar_m2p_c->p_resetn (this->p_resetn); |
---|
| 542 | int_xbar_m2p_c->p_global_out (signal_int_dspin_m2p_l2g_c); |
---|
| 543 | int_xbar_m2p_c->p_global_in (signal_int_dspin_m2p_g2l_c); |
---|
| 544 | int_xbar_m2p_c->p_local_in[0] (signal_int_dspin_m2p_memc); |
---|
| 545 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 546 | int_xbar_m2p_c->p_local_out[p] (signal_int_dspin_m2p_proc[p]); |
---|
| 547 | |
---|
| 548 | ////////////////////////// P2M DSPIN local crossbar coherence |
---|
| 549 | int_xbar_p2m_c->p_clk (this->p_clk); |
---|
| 550 | int_xbar_p2m_c->p_resetn (this->p_resetn); |
---|
| 551 | int_xbar_p2m_c->p_global_out (signal_int_dspin_p2m_l2g_c); |
---|
| 552 | int_xbar_p2m_c->p_global_in (signal_int_dspin_p2m_g2l_c); |
---|
| 553 | int_xbar_p2m_c->p_local_out[0] (signal_int_dspin_p2m_memc); |
---|
| 554 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 555 | int_xbar_p2m_c->p_local_in[p] (signal_int_dspin_p2m_proc[p]); |
---|
| 556 | |
---|
[468] | 557 | ////////////////////// CLACK DSPIN local crossbar coherence |
---|
| 558 | int_xbar_clack_c->p_clk (this->p_clk); |
---|
| 559 | int_xbar_clack_c->p_resetn (this->p_resetn); |
---|
| 560 | int_xbar_clack_c->p_global_out (signal_int_dspin_clack_l2g_c); |
---|
| 561 | int_xbar_clack_c->p_global_in (signal_int_dspin_clack_g2l_c); |
---|
| 562 | int_xbar_clack_c->p_local_in[0] (signal_int_dspin_clack_memc); |
---|
| 563 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 564 | int_xbar_clack_c->p_local_out[p] (signal_int_dspin_clack_proc[p]); |
---|
| 565 | |
---|
[450] | 566 | //////////////////////////////////// Processors |
---|
| 567 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 568 | { |
---|
| 569 | proc[p]->p_clk (this->p_clk); |
---|
| 570 | proc[p]->p_resetn (this->p_resetn); |
---|
| 571 | proc[p]->p_vci (signal_int_vci_ini_proc[p]); |
---|
[468] | 572 | proc[p]->p_dspin_m2p (signal_int_dspin_m2p_proc[p]); |
---|
| 573 | proc[p]->p_dspin_p2m (signal_int_dspin_p2m_proc[p]); |
---|
| 574 | proc[p]->p_dspin_clack (signal_int_dspin_clack_proc[p]); |
---|
[450] | 575 | proc[p]->p_irq[0] (signal_proc_it[p]); |
---|
| 576 | for ( size_t j = 1 ; j < 6 ; j++) |
---|
| 577 | { |
---|
| 578 | proc[p]->p_irq[j] (signal_false); |
---|
| 579 | } |
---|
| 580 | |
---|
| 581 | proc_wi[p]->p_clk (this->p_clk); |
---|
| 582 | proc_wi[p]->p_resetn (this->p_resetn); |
---|
| 583 | proc_wi[p]->p_dspin_cmd (signal_int_dspin_cmd_proc_i[p]); |
---|
| 584 | proc_wi[p]->p_dspin_rsp (signal_int_dspin_rsp_proc_i[p]); |
---|
| 585 | proc_wi[p]->p_vci (signal_int_vci_ini_proc[p]); |
---|
| 586 | } |
---|
| 587 | |
---|
| 588 | ///////////////////////////////////// XICU |
---|
[468] | 589 | xicu->p_clk (this->p_clk); |
---|
| 590 | xicu->p_resetn (this->p_resetn); |
---|
| 591 | xicu->p_vci (signal_int_vci_tgt_xicu); |
---|
[450] | 592 | for ( size_t p=0 ; p<nb_procs ; p++) |
---|
| 593 | { |
---|
[468] | 594 | xicu->p_irq[p] (signal_proc_it[p]); |
---|
[450] | 595 | } |
---|
| 596 | for ( size_t i=0 ; i<4 ; i++) |
---|
| 597 | { |
---|
| 598 | xicu->p_hwi[i] (signal_irq_mdma[i]); |
---|
| 599 | } |
---|
| 600 | for ( size_t i=4 ; i<32 ; i++) |
---|
| 601 | { |
---|
| 602 | if (cluster_id == cluster_iob0) |
---|
[498] | 603 | xicu->p_hwi[i] (*(this->p_irq[i])); |
---|
[450] | 604 | else |
---|
[498] | 605 | xicu->p_hwi[i] (signal_false); |
---|
[450] | 606 | } |
---|
| 607 | |
---|
| 608 | // wrapper XICU |
---|
| 609 | xicu_int_wt->p_clk (this->p_clk); |
---|
| 610 | xicu_int_wt->p_resetn (this->p_resetn); |
---|
| 611 | xicu_int_wt->p_dspin_cmd (signal_int_dspin_cmd_xicu_t); |
---|
| 612 | xicu_int_wt->p_dspin_rsp (signal_int_dspin_rsp_xicu_t); |
---|
| 613 | xicu_int_wt->p_vci (signal_int_vci_tgt_xicu); |
---|
| 614 | |
---|
| 615 | ///////////////////////////////////// MEMC |
---|
[468] | 616 | memc->p_clk (this->p_clk); |
---|
| 617 | memc->p_resetn (this->p_resetn); |
---|
| 618 | memc->p_vci_ixr (signal_ram_vci_ini_memc); |
---|
| 619 | memc->p_vci_tgt (signal_int_vci_tgt_memc); |
---|
| 620 | memc->p_dspin_p2m (signal_int_dspin_p2m_memc); |
---|
| 621 | memc->p_dspin_m2p (signal_int_dspin_m2p_memc); |
---|
| 622 | memc->p_dspin_clack (signal_int_dspin_clack_memc); |
---|
[450] | 623 | |
---|
| 624 | // wrapper to INT network |
---|
| 625 | memc_int_wt->p_clk (this->p_clk); |
---|
| 626 | memc_int_wt->p_resetn (this->p_resetn); |
---|
| 627 | memc_int_wt->p_dspin_cmd (signal_int_dspin_cmd_memc_t); |
---|
| 628 | memc_int_wt->p_dspin_rsp (signal_int_dspin_rsp_memc_t); |
---|
| 629 | memc_int_wt->p_vci (signal_int_vci_tgt_memc); |
---|
| 630 | |
---|
| 631 | // wrapper to RAM network |
---|
| 632 | memc_ram_wi->p_clk (this->p_clk); |
---|
| 633 | memc_ram_wi->p_resetn (this->p_resetn); |
---|
| 634 | memc_ram_wi->p_dspin_cmd (signal_ram_dspin_cmd_memc_i); |
---|
| 635 | memc_ram_wi->p_dspin_rsp (signal_ram_dspin_rsp_memc_i); |
---|
| 636 | memc_ram_wi->p_vci (signal_ram_vci_ini_memc); |
---|
| 637 | |
---|
| 638 | //////////////////////////////////// XRAM |
---|
[468] | 639 | xram->p_clk (this->p_clk); |
---|
| 640 | xram->p_resetn (this->p_resetn); |
---|
| 641 | xram->p_vci (signal_ram_vci_tgt_xram); |
---|
[450] | 642 | |
---|
| 643 | // wrapper to RAM network |
---|
| 644 | xram_ram_wt->p_clk (this->p_clk); |
---|
| 645 | xram_ram_wt->p_resetn (this->p_resetn); |
---|
| 646 | xram_ram_wt->p_dspin_cmd (signal_ram_dspin_cmd_xram_t); |
---|
| 647 | xram_ram_wt->p_dspin_rsp (signal_ram_dspin_rsp_xram_t); |
---|
| 648 | xram_ram_wt->p_vci (signal_ram_vci_tgt_xram); |
---|
| 649 | |
---|
| 650 | /////////////////////////////////// MDMA |
---|
[468] | 651 | mdma->p_clk (this->p_clk); |
---|
[450] | 652 | mdma->p_resetn (this->p_resetn); |
---|
[468] | 653 | mdma->p_vci_target (signal_int_vci_tgt_mdma); |
---|
| 654 | mdma->p_vci_initiator (signal_int_vci_ini_mdma); |
---|
[450] | 655 | for (size_t i=0 ; i<nb_dmas ; i++) |
---|
| 656 | mdma->p_irq[i] (signal_irq_mdma[i]); |
---|
| 657 | |
---|
| 658 | // target wrapper |
---|
| 659 | mdma_int_wt->p_clk (this->p_clk); |
---|
| 660 | mdma_int_wt->p_resetn (this->p_resetn); |
---|
| 661 | mdma_int_wt->p_dspin_cmd (signal_int_dspin_cmd_mdma_t); |
---|
| 662 | mdma_int_wt->p_dspin_rsp (signal_int_dspin_rsp_mdma_t); |
---|
| 663 | mdma_int_wt->p_vci (signal_int_vci_tgt_mdma); |
---|
| 664 | |
---|
| 665 | // initiator wrapper |
---|
| 666 | mdma_int_wi->p_clk (this->p_clk); |
---|
| 667 | mdma_int_wi->p_resetn (this->p_resetn); |
---|
| 668 | mdma_int_wi->p_dspin_cmd (signal_int_dspin_cmd_mdma_i); |
---|
| 669 | mdma_int_wi->p_dspin_rsp (signal_int_dspin_rsp_mdma_i); |
---|
| 670 | mdma_int_wi->p_vci (signal_int_vci_ini_mdma); |
---|
| 671 | |
---|
[550] | 672 | //////////////////////////// RAM network CMD & RSP routers |
---|
| 673 | ram_router_cmd->p_clk (this->p_clk); |
---|
| 674 | ram_router_cmd->p_resetn (this->p_resetn); |
---|
| 675 | ram_router_rsp->p_clk (this->p_clk); |
---|
| 676 | ram_router_rsp->p_resetn (this->p_resetn); |
---|
| 677 | for( size_t n=0 ; n<4 ; n++) |
---|
[450] | 678 | { |
---|
[550] | 679 | ram_router_cmd->p_out[n] (this->p_dspin_ram_cmd_out[n]); |
---|
| 680 | ram_router_cmd->p_in[n] (this->p_dspin_ram_cmd_in[n]); |
---|
| 681 | ram_router_rsp->p_out[n] (this->p_dspin_ram_rsp_out[n]); |
---|
| 682 | ram_router_rsp->p_in[n] (this->p_dspin_ram_rsp_in[n]); |
---|
[450] | 683 | } |
---|
[550] | 684 | ram_router_cmd->p_out[4] (signal_ram_dspin_cmd_xram_t); |
---|
| 685 | ram_router_cmd->p_in[4] (signal_ram_dspin_cmd_memc_i); |
---|
| 686 | ram_router_rsp->p_out[4] (signal_ram_dspin_rsp_memc_i); |
---|
| 687 | ram_router_rsp->p_in[4] (signal_ram_dspin_rsp_xram_t); |
---|
| 688 | |
---|
| 689 | ///////////////////////// IOB exists only in cluster_iob0 & cluster_iob1. |
---|
| 690 | if ( (cluster_id == cluster_iob0) or (cluster_id == cluster_iob1) ) |
---|
[450] | 691 | { |
---|
| 692 | // IO bridge |
---|
| 693 | iob->p_clk (this->p_clk); |
---|
| 694 | iob->p_resetn (this->p_resetn); |
---|
[550] | 695 | iob->p_vci_ini_iox (*(this->p_vci_iob_iox_ini)); |
---|
| 696 | iob->p_vci_tgt_iox (*(this->p_vci_iob_iox_tgt)); |
---|
[450] | 697 | iob->p_vci_tgt_int (signal_int_vci_tgt_iobx); |
---|
| 698 | iob->p_vci_ini_int (signal_int_vci_ini_iobx); |
---|
| 699 | iob->p_vci_ini_ram (signal_ram_vci_ini_iobx); |
---|
[550] | 700 | |
---|
[450] | 701 | if ( cluster_id == cluster_iob0 ) |
---|
[550] | 702 | for ( size_t n=0 ; n<32 ; n++ ) |
---|
| 703 | (*iob->p_irq[n]) (*(this->p_irq[n])); |
---|
[450] | 704 | |
---|
| 705 | // initiator wrapper to RAM network |
---|
| 706 | iob_ram_wi->p_clk (this->p_clk); |
---|
| 707 | iob_ram_wi->p_resetn (this->p_resetn); |
---|
[550] | 708 | iob_ram_wi->p_dspin_cmd (*(this->p_dspin_iob_cmd_out)); |
---|
| 709 | iob_ram_wi->p_dspin_rsp (*(this->p_dspin_iob_rsp_in)); |
---|
[450] | 710 | iob_ram_wi->p_vci (signal_ram_vci_ini_iobx); |
---|
| 711 | |
---|
| 712 | // initiator wrapper to INT network |
---|
| 713 | iob_int_wi->p_clk (this->p_clk); |
---|
| 714 | iob_int_wi->p_resetn (this->p_resetn); |
---|
| 715 | iob_int_wi->p_dspin_cmd (signal_int_dspin_cmd_iobx_i); |
---|
| 716 | iob_int_wi->p_dspin_rsp (signal_int_dspin_rsp_iobx_i); |
---|
| 717 | iob_int_wi->p_vci (signal_int_vci_ini_iobx); |
---|
| 718 | |
---|
| 719 | // target wrapper to INT network |
---|
| 720 | iob_int_wt->p_clk (this->p_clk); |
---|
| 721 | iob_int_wt->p_resetn (this->p_resetn); |
---|
| 722 | iob_int_wt->p_dspin_cmd (signal_int_dspin_cmd_iobx_t); |
---|
| 723 | iob_int_wt->p_dspin_rsp (signal_int_dspin_rsp_iobx_t); |
---|
| 724 | iob_int_wt->p_vci (signal_int_vci_tgt_iobx); |
---|
[550] | 725 | } |
---|
[450] | 726 | |
---|
| 727 | } // end constructor |
---|
| 728 | |
---|
| 729 | }} |
---|
| 730 | |
---|
| 731 | |
---|
| 732 | // Local Variables: |
---|
| 733 | // tab-width: 3 |
---|
| 734 | // c-basic-offset: 3 |
---|
| 735 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
| 736 | // indent-tabs-mode: nil |
---|
| 737 | // End: |
---|
| 738 | |
---|
| 739 | // vim: filetype=cpp:expandtab:shiftwidth=3:tabstop=3:softtabstop=3 |
---|
| 740 | |
---|
| 741 | |
---|
| 742 | |
---|