[793] | 1 | #!/usr/bin/env python |
---|
| 2 | |
---|
[803] | 3 | from math import log, ceil |
---|
[793] | 4 | from mapping import * |
---|
| 5 | |
---|
| 6 | ############################################################################### |
---|
[803] | 7 | # file : arch.py (for the tsar_generic_leti architecture) |
---|
[793] | 8 | # date : may 2014 |
---|
| 9 | # author : Alain Greiner |
---|
| 10 | ############################################################################### |
---|
[803] | 11 | # This file contains a mapping generator for the "tsar_generic_leti" platform. |
---|
[793] | 12 | # This includes both the hardware architecture (clusters, processors, |
---|
[937] | 13 | # peripherals, physical space segmentation) and the mapping of all boot |
---|
| 14 | # and kernel objects (global vsegs). |
---|
[793] | 15 | # |
---|
[967] | 16 | # This platform includes 6 external peripherals controllers located |
---|
| 17 | # in cluster[x_size-1][y_size-1]: TTY, IOC, FBF, NIC, CMA, PIC. |
---|
| 18 | # It does not use the IOB component. |
---|
[937] | 19 | # It does not use an external ROM, as the preloader code is (pre)loaded |
---|
| 20 | # at address 0x0, in the physical memory of cluster[0][0]. |
---|
| 21 | # It can use an - optional - RAMDISK located in cluster[0][0]. |
---|
[967] | 22 | # The upper row (y = y_size-1) does not contain processors or memory. |
---|
[937] | 23 | # |
---|
[967] | 24 | # The "constructor" parameters (defined in Makefile) are: |
---|
| 25 | # - x_size : number of clusters in a row |
---|
| 26 | # - y_size : number of clusters in a column |
---|
| 27 | # - nb_procs : number of processors per cluster |
---|
| 28 | # - nb_ttys : number of TTY channels |
---|
[820] | 29 | # - fbf_width : frame_buffer width = frame_buffer heigth |
---|
[967] | 30 | # - ioc_type : can be 'BDV','HBA','SDC','RDK' |
---|
| 31 | # |
---|
| 32 | # The others hardware parameters (defined below) are: |
---|
[793] | 33 | # - nb_nics : number of NIC channels |
---|
[937] | 34 | # - nb_cmas : number of CMA channels |
---|
[967] | 35 | # - x_io : cluster_io x coordinate |
---|
| 36 | # - y_io : cluster_io y coordinate |
---|
| 37 | # - x_width : number of bits for x coordinate |
---|
| 38 | # - y_width : number of bits for y coordinate |
---|
| 39 | # - paddr_width : number of bits for physical address |
---|
[793] | 40 | # - irq_per_proc : number of input IRQs per processor |
---|
[937] | 41 | # - use_ramdisk : use a RAMDISK when True |
---|
[967] | 42 | # - peri_increment : address increment for replicated vsegs |
---|
[820] | 43 | # |
---|
[937] | 44 | # Regarding the boot and kernel vsegs mapping : |
---|
| 45 | # - We use one big physical page (2 Mbytes) for the preloader and the four |
---|
| 46 | # boot vsegs, all allocated in cluster[0,0]. |
---|
| 47 | # - We use the 16 next big pages in cluster[0][0] to implement the RAMDISK. |
---|
| 48 | # - We use one big page per cluster for the replicated kernel code vsegs. |
---|
| 49 | # - We use one big page in cluster[0][0] for the kernel data vseg. |
---|
| 50 | # - We use one big page per cluster for the distributed kernel heap vsegs. |
---|
| 51 | # - We use one big page per cluster for the distributed ptab vsegs. |
---|
| 52 | # - We use small physical pages (4 Kbytes) per cluster for the schedulers. |
---|
| 53 | # - We use one big page for each external peripheral in IO cluster, |
---|
| 54 | # - We use one small page per cluster for each internal peripheral. |
---|
| 55 | ############################################################################### |
---|
[793] | 56 | |
---|
| 57 | ######################## |
---|
[820] | 58 | def arch( x_size = 2, |
---|
| 59 | y_size = 2, |
---|
[937] | 60 | nb_procs = 4, |
---|
| 61 | nb_ttys = 1, |
---|
[967] | 62 | fbf_width = 128, |
---|
| 63 | ioc_type = 'HBA' ): |
---|
[793] | 64 | |
---|
| 65 | ### define architecture constants |
---|
| 66 | |
---|
[937] | 67 | nb_nics = 1 |
---|
| 68 | nb_cmas = 2 |
---|
[967] | 69 | x_io = x_size - 1 # LETI constraint |
---|
| 70 | y_io = y_size - 1 # LETI constraint |
---|
[820] | 71 | x_width = 4 |
---|
| 72 | y_width = 4 |
---|
[967] | 73 | p_width = 2 # LETI constraint |
---|
[820] | 74 | paddr_width = 40 |
---|
[967] | 75 | irq_per_proc = 4 # NetBSD constraint |
---|
| 76 | peri_increment = 0x10000 |
---|
| 77 | reset_address = 0x00000000 # LETI constraint |
---|
[793] | 78 | |
---|
| 79 | ### parameters checking |
---|
| 80 | |
---|
[960] | 81 | assert( nb_procs <= 4 ) |
---|
[793] | 82 | |
---|
[937] | 83 | assert( x_size <= (1 << x_width) ) |
---|
[793] | 84 | |
---|
[967] | 85 | assert( (y_size > 1) and (y_size <= (1 << y_width)) ) |
---|
[793] | 86 | |
---|
[967] | 87 | assert( ioc_type in [ 'BDV' , 'HBA' , 'SDC' , 'RDK' ] ) |
---|
| 88 | |
---|
[937] | 89 | ### define type and name |
---|
[793] | 90 | |
---|
[967] | 91 | platform_name = 'tsar_leti_%d_%d_%d' % ( x_size, y_size, nb_procs ) |
---|
| 92 | platform_name += '_%d_%d_%s' % ( fbf_width , nb_ttys , ioc_type ) |
---|
[793] | 93 | |
---|
[937] | 94 | ### define physical segments replicated in all clusters |
---|
| 95 | ### the base address is extended by the cluster_xy (8 bits) |
---|
[793] | 96 | |
---|
[937] | 97 | ram_base = 0x00000000 |
---|
[793] | 98 | ram_size = 0x4000000 # 64 Mbytes |
---|
| 99 | |
---|
[937] | 100 | xcu_base = 0xF0000000 |
---|
[793] | 101 | xcu_size = 0x1000 # 4 Kbytes |
---|
| 102 | |
---|
[937] | 103 | mmc_base = 0xF1000000 |
---|
[793] | 104 | mmc_size = 0x1000 # 4 Kbytes |
---|
| 105 | |
---|
[820] | 106 | ### define physical segments for external peripherals |
---|
| 107 | ## These segments are only defined in cluster_io |
---|
| 108 | |
---|
[967] | 109 | ioc_base = 0xF2000000 |
---|
| 110 | ioc_size = 0x1000 # 4kbytes |
---|
[793] | 111 | |
---|
[944] | 112 | tty_base = 0xF4000000 |
---|
[793] | 113 | tty_size = 0x4000 # 16 Kbytes |
---|
| 114 | |
---|
[944] | 115 | nic_base = 0xF7000000 |
---|
[793] | 116 | nic_size = 0x80000 # 512 kbytes |
---|
| 117 | |
---|
[944] | 118 | cma_base = 0xF8000000 |
---|
[793] | 119 | cma_size = 0x1000 * 2 * nb_nics # 4 kbytes * 2 * nb_nics |
---|
| 120 | |
---|
[944] | 121 | pic_base = 0xF9000000 |
---|
[937] | 122 | pic_size = 0x1000 # 4 Kbytes |
---|
| 123 | |
---|
[944] | 124 | fbf_base = 0xF3000000 |
---|
[793] | 125 | fbf_size = fbf_width * fbf_width # fbf_width * fbf_width bytes |
---|
| 126 | |
---|
| 127 | |
---|
[819] | 128 | ### define preloader & bootloader vsegs base addresses and sizes |
---|
[820] | 129 | ### We want to pack these 5 vsegs in the same big page |
---|
| 130 | ### => boot cost is one BPP in cluster[0][0] |
---|
[803] | 131 | |
---|
[967] | 132 | preloader_vbase = reset_address # ident |
---|
[803] | 133 | preloader_size = 0x00010000 # 64 Kbytes |
---|
| 134 | |
---|
| 135 | boot_mapping_vbase = 0x00010000 # ident |
---|
[793] | 136 | boot_mapping_size = 0x00080000 # 512 Kbytes |
---|
| 137 | |
---|
[803] | 138 | boot_code_vbase = 0x00090000 # ident |
---|
[793] | 139 | boot_code_size = 0x00040000 # 256 Kbytes |
---|
| 140 | |
---|
[803] | 141 | boot_data_vbase = 0x000D0000 # ident |
---|
[939] | 142 | boot_data_size = 0x000B0000 # 704 Kbytes |
---|
[793] | 143 | |
---|
[939] | 144 | boot_stack_vbase = 0x00180000 # ident |
---|
| 145 | boot_stack_size = 0x00080000 # 512 Kbytes |
---|
[793] | 146 | |
---|
[937] | 147 | ### define ramdisk vseg / must be identity mapping in cluster[0][0] |
---|
| 148 | ### occupies 15 BPP after the boot |
---|
| 149 | ramdisk_vbase = 0x00200000 |
---|
| 150 | ramdisk_size = 0x02000000 # 32 Mbytes |
---|
| 151 | |
---|
[793] | 152 | ### define kernel vsegs base addresses and sizes |
---|
[937] | 153 | ### code, init, ptab, heap & sched vsegs are replicated in all clusters. |
---|
[820] | 154 | ### data & uncdata vsegs are only mapped in cluster[0][0]. |
---|
| 155 | |
---|
[793] | 156 | kernel_code_vbase = 0x80000000 |
---|
[937] | 157 | kernel_code_size = 0x00100000 # 1 Mbytes per cluster |
---|
[793] | 158 | |
---|
[937] | 159 | kernel_init_vbase = 0x80100000 |
---|
| 160 | kernel_init_size = 0x00100000 # 1 Mbytes per cluster |
---|
[793] | 161 | |
---|
[937] | 162 | kernel_data_vbase = 0x90000000 |
---|
| 163 | kernel_data_size = 0x00200000 # 2 Mbytes in cluster[0][0] |
---|
[793] | 164 | |
---|
[937] | 165 | kernel_ptab_vbase = 0xE0000000 |
---|
[825] | 166 | kernel_ptab_size = 0x00200000 # 2 Mbytes per cluster |
---|
| 167 | |
---|
[937] | 168 | kernel_heap_vbase = 0xD0000000 |
---|
| 169 | kernel_heap_size = 0x00200000 # 2 Mbytes per cluster |
---|
| 170 | |
---|
| 171 | kernel_sched_vbase = 0xA0000000 |
---|
| 172 | kernel_sched_size = 0x00002000 * nb_procs # 8 kbytes per proc per cluster |
---|
| 173 | |
---|
| 174 | ##################### |
---|
[793] | 175 | ### create mapping |
---|
[937] | 176 | ##################### |
---|
[793] | 177 | |
---|
| 178 | mapping = Mapping( name = platform_name, |
---|
| 179 | x_size = x_size, |
---|
| 180 | y_size = y_size, |
---|
[819] | 181 | nprocs = nb_procs, |
---|
[793] | 182 | x_width = x_width, |
---|
| 183 | y_width = y_width, |
---|
[803] | 184 | p_width = p_width, |
---|
[793] | 185 | paddr_width = paddr_width, |
---|
| 186 | coherence = True, |
---|
| 187 | irq_per_proc = irq_per_proc, |
---|
[967] | 188 | use_ramdisk = (ioc_type == 'RDK'), |
---|
[793] | 189 | x_io = x_io, |
---|
| 190 | y_io = y_io, |
---|
| 191 | peri_increment = peri_increment, |
---|
| 192 | reset_address = reset_address, |
---|
| 193 | ram_base = ram_base, |
---|
| 194 | ram_size = ram_size ) |
---|
| 195 | |
---|
[937] | 196 | ########################### |
---|
| 197 | ### Hardware Description |
---|
| 198 | ########################### |
---|
[793] | 199 | |
---|
[937] | 200 | for x in xrange( x_size ): |
---|
| 201 | for y in xrange( y_size ): |
---|
| 202 | cluster_xy = (x << y_width) + y; |
---|
| 203 | offset = cluster_xy << (paddr_width - x_width - y_width) |
---|
| 204 | |
---|
| 205 | ### components replicated in all clusters but the upper row |
---|
| 206 | if ( y < (y_size - 1) ): |
---|
[793] | 207 | |
---|
[937] | 208 | ram = mapping.addRam( 'RAM', base = ram_base + offset, |
---|
| 209 | size = ram_size ) |
---|
[793] | 210 | |
---|
[937] | 211 | mmc = mapping.addPeriph( 'MMC', base = mmc_base + offset, |
---|
| 212 | size = mmc_size, ptype = 'MMC' ) |
---|
[793] | 213 | |
---|
[937] | 214 | xcu = mapping.addPeriph( 'XCU', base = xcu_base + offset, |
---|
| 215 | size = xcu_size, ptype = 'XCU', |
---|
[954] | 216 | channels = nb_procs * irq_per_proc, |
---|
[960] | 217 | arg0 = 16, arg1 = 16, arg2 = 16 ) |
---|
[793] | 218 | |
---|
[937] | 219 | mapping.addIrq( xcu, index = 8, isrtype = 'ISR_MMC' ) |
---|
[793] | 220 | |
---|
[937] | 221 | for p in xrange ( nb_procs ): |
---|
| 222 | mapping.addProc( x, y, p ) |
---|
[793] | 223 | |
---|
[937] | 224 | ### external peripherals in cluster_io |
---|
| 225 | if ( (x==x_io) and (y==y_io) ): |
---|
[793] | 226 | |
---|
[967] | 227 | if ( ioc_type != 'RDK' ): |
---|
| 228 | ioc = mapping.addPeriph( 'IOC', base = ioc_base + offset, size = ioc_size, |
---|
| 229 | ptype = 'IOC', subtype = ioc_type ) |
---|
[826] | 230 | |
---|
[944] | 231 | tty = mapping.addPeriph( 'TTY', base = tty_base + offset, size = tty_size, |
---|
[937] | 232 | ptype = 'TTY', channels = nb_ttys ) |
---|
[793] | 233 | |
---|
[944] | 234 | nic = mapping.addPeriph( 'NIC', base = nic_base + offset, size = nic_size, |
---|
[937] | 235 | ptype = 'NIC', channels = nb_nics ) |
---|
[793] | 236 | |
---|
[944] | 237 | cma = mapping.addPeriph( 'CMA', base = cma_base + offset, size = cma_size, |
---|
[937] | 238 | ptype = 'CMA', channels = nb_cmas ) |
---|
[793] | 239 | |
---|
[944] | 240 | fbf = mapping.addPeriph( 'FBF', base = fbf_base + offset, size = fbf_size, |
---|
[954] | 241 | ptype = 'FBF', arg0 = fbf_width, arg1 = fbf_width ) |
---|
[793] | 242 | |
---|
[944] | 243 | pic = mapping.addPeriph( 'PIC', base = pic_base + offset, size = pic_size, |
---|
[937] | 244 | ptype = 'PIC', channels = 32 ) |
---|
[793] | 245 | |
---|
[937] | 246 | mapping.addIrq( pic, index = 0 , isrtype = 'ISR_NIC_RX', channel = 0 ) |
---|
| 247 | mapping.addIrq( pic, index = 1 , isrtype = 'ISR_NIC_RX', channel = 1 ) |
---|
[793] | 248 | |
---|
[937] | 249 | mapping.addIrq( pic, index = 2 , isrtype = 'ISR_NIC_TX', channel = 0 ) |
---|
| 250 | mapping.addIrq( pic, index = 3 , isrtype = 'ISR_NIC_TX', channel = 1 ) |
---|
[793] | 251 | |
---|
[937] | 252 | mapping.addIrq( pic, index = 4 , isrtype = 'ISR_CMA' , channel = 0 ) |
---|
| 253 | mapping.addIrq( pic, index = 5 , isrtype = 'ISR_CMA' , channel = 1 ) |
---|
| 254 | mapping.addIrq( pic, index = 6 , isrtype = 'ISR_CMA' , channel = 2 ) |
---|
| 255 | mapping.addIrq( pic, index = 7 , isrtype = 'ISR_CMA' , channel = 3 ) |
---|
[793] | 256 | |
---|
[967] | 257 | if ( ioc_type == 'BDV' ): |
---|
| 258 | mapping.addIrq( pic, index = 8 , isrtype = 'ISR_BDV' , channel = 0 ) |
---|
| 259 | if ( ioc_type == 'HBA' ): |
---|
| 260 | mapping.addIrq( pic, index = 8 , isrtype = 'ISR_HBA' , channel = 0 ) |
---|
| 261 | if ( ioc_type == 'SDC' ): |
---|
| 262 | mapping.addIrq( pic, index = 8 , isrtype = 'ISR_SDC' , channel = 0 ) |
---|
[937] | 263 | |
---|
| 264 | mapping.addIrq( pic, index = 16, isrtype = 'ISR_TTY_RX', channel = 0 ) |
---|
| 265 | mapping.addIrq( pic, index = 17, isrtype = 'ISR_TTY_RX', channel = 1 ) |
---|
| 266 | mapping.addIrq( pic, index = 18, isrtype = 'ISR_TTY_RX', channel = 2 ) |
---|
| 267 | mapping.addIrq( pic, index = 19, isrtype = 'ISR_TTY_RX', channel = 3 ) |
---|
| 268 | mapping.addIrq( pic, index = 20, isrtype = 'ISR_TTY_RX', channel = 4 ) |
---|
| 269 | mapping.addIrq( pic, index = 21, isrtype = 'ISR_TTY_RX', channel = 5 ) |
---|
| 270 | mapping.addIrq( pic, index = 22, isrtype = 'ISR_TTY_RX', channel = 6 ) |
---|
| 271 | mapping.addIrq( pic, index = 23, isrtype = 'ISR_TTY_RX', channel = 7 ) |
---|
| 272 | |
---|
| 273 | ################################### |
---|
| 274 | ### boot & kernel vsegs mapping |
---|
| 275 | ################################### |
---|
| 276 | |
---|
| 277 | ### global vsegs for preloader & boot_loader are mapped in cluster[0][0] |
---|
[820] | 278 | ### => same flags CXW_ / identity mapping / non local / big page |
---|
[793] | 279 | |
---|
[820] | 280 | mapping.addGlobal( 'seg_preloader', preloader_vbase, preloader_size, |
---|
[819] | 281 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
| 282 | identity = True, local = False, big = True ) |
---|
| 283 | |
---|
[793] | 284 | mapping.addGlobal( 'seg_boot_mapping', boot_mapping_vbase, boot_mapping_size, |
---|
[819] | 285 | 'CXW_', vtype = 'BLOB' , x = 0, y = 0, pseg = 'RAM', |
---|
| 286 | identity = True, local = False, big = True ) |
---|
[793] | 287 | |
---|
| 288 | mapping.addGlobal( 'seg_boot_code', boot_code_vbase, boot_code_size, |
---|
| 289 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
[819] | 290 | identity = True, local = False, big = True ) |
---|
[793] | 291 | |
---|
| 292 | mapping.addGlobal( 'seg_boot_data', boot_data_vbase, boot_data_size, |
---|
[819] | 293 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
| 294 | identity = True, local = False, big = True ) |
---|
[793] | 295 | |
---|
| 296 | mapping.addGlobal( 'seg_boot_stack', boot_stack_vbase, boot_stack_size, |
---|
[819] | 297 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
| 298 | identity = True, local = False, big = True ) |
---|
[793] | 299 | |
---|
[937] | 300 | ### global vseg for RAM-DISK in cluster[0][0] |
---|
| 301 | ### identity mapping / non local / big pages |
---|
[967] | 302 | if (ioc_type == 'RDK'): |
---|
[937] | 303 | |
---|
| 304 | mapping.addGlobal( 'seg_ramdisk', ramdisk_vbase, ramdisk_size, |
---|
| 305 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
| 306 | identity = True, local = True, big = True ) |
---|
| 307 | |
---|
[820] | 308 | ### global vsegs kernel_code, kernel_init : local / big page |
---|
[937] | 309 | ### replicated in all clusters containing processors |
---|
| 310 | ### same content => same name / same vbase |
---|
[819] | 311 | for x in xrange( x_size ): |
---|
[937] | 312 | for y in xrange( y_size - 1 ): |
---|
| 313 | |
---|
| 314 | mapping.addGlobal( 'seg_kernel_code', |
---|
| 315 | kernel_code_vbase, kernel_code_size, |
---|
[820] | 316 | 'CXW_', vtype = 'ELF', x = x, y = y, pseg = 'RAM', |
---|
| 317 | binpath = 'build/kernel/kernel.elf', |
---|
[819] | 318 | local = True, big = True ) |
---|
[793] | 319 | |
---|
[937] | 320 | mapping.addGlobal( 'seg_kernel_init', |
---|
| 321 | kernel_init_vbase, kernel_init_size, |
---|
[820] | 322 | 'CXW_', vtype = 'ELF', x = x, y = y, pseg = 'RAM', |
---|
[819] | 323 | binpath = 'build/kernel/kernel.elf', |
---|
| 324 | local = True, big = True ) |
---|
[793] | 325 | |
---|
[820] | 326 | ### global vseg kernel_data: non local / big page |
---|
| 327 | ### Only mapped in cluster[0][0] |
---|
[937] | 328 | mapping.addGlobal( 'seg_kernel_data', |
---|
| 329 | kernel_data_vbase, kernel_data_size, |
---|
| 330 | 'C_W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
---|
| 331 | binpath = 'build/kernel/kernel.elf', |
---|
[825] | 332 | local = False, big = True ) |
---|
[793] | 333 | |
---|
[937] | 334 | ### Global vsegs kernel_ptab_x_y: non local / big page |
---|
| 335 | ### replicated in all clusters containing processors |
---|
| 336 | ### different content => name & vbase indexed by (x,y) |
---|
[820] | 337 | for x in xrange( x_size ): |
---|
[937] | 338 | for y in xrange( y_size - 1 ): |
---|
| 339 | offset = ((x << y_width) + y) * kernel_ptab_size |
---|
[820] | 340 | |
---|
[937] | 341 | mapping.addGlobal( 'seg_kernel_ptab_%d_%d' %(x,y), |
---|
| 342 | kernel_ptab_vbase + offset, kernel_ptab_size, |
---|
[820] | 343 | 'CXW_', vtype = 'PTAB', x = x, y = y, pseg = 'RAM', |
---|
| 344 | local = False, big = True ) |
---|
| 345 | |
---|
[937] | 346 | ### global vsegs kernel_heap_x_y : non local / big pages |
---|
| 347 | ### distributed in all clusters containing processors |
---|
| 348 | ### different content => name & vbase indexed by (x,y) |
---|
| 349 | for x in xrange( x_size ): |
---|
| 350 | for y in xrange( y_size - 1 ): |
---|
| 351 | offset = ((x << y_width) + y) * kernel_heap_size |
---|
[820] | 352 | |
---|
[937] | 353 | mapping.addGlobal( 'seg_kernel_heap_%d_%d' %(x,y), |
---|
| 354 | kernel_heap_vbase + offset , kernel_heap_size, |
---|
| 355 | 'C_W_', vtype = 'HEAP', x = x , y = y , pseg = 'RAM', |
---|
| 356 | local = False, big = True ) |
---|
| 357 | |
---|
[820] | 358 | ### global vsegs for external peripherals: non local / big page |
---|
[937] | 359 | ### only mapped in cluster_io |
---|
[967] | 360 | mapping.addGlobal( 'seg_ioc', ioc_base, ioc_size, |
---|
| 361 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'IOC', |
---|
[820] | 362 | local = False, big = True ) |
---|
| 363 | |
---|
[944] | 364 | mapping.addGlobal( 'seg_tty', tty_base, tty_size, |
---|
[937] | 365 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'TTY', |
---|
[820] | 366 | local = False, big = True ) |
---|
| 367 | |
---|
[944] | 368 | mapping.addGlobal( 'seg_nic', nic_base, nic_size, |
---|
[937] | 369 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'NIC', |
---|
| 370 | local = False, big = True ) |
---|
| 371 | |
---|
[944] | 372 | mapping.addGlobal( 'seg_cma', cma_base, cma_size, |
---|
[937] | 373 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'CMA', |
---|
| 374 | local = False, big = True ) |
---|
| 375 | |
---|
[944] | 376 | mapping.addGlobal( 'seg_fbf', fbf_base, fbf_size, |
---|
[937] | 377 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'FBF', |
---|
| 378 | local = False, big = True ) |
---|
| 379 | |
---|
[944] | 380 | mapping.addGlobal( 'seg_pic', pic_base, pic_size, |
---|
[937] | 381 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'PIC', |
---|
| 382 | local = False, big = True ) |
---|
| 383 | |
---|
[820] | 384 | ### global vsegs for internal peripherals : non local / small pages |
---|
[937] | 385 | ### allocated in all clusters containing processors |
---|
| 386 | ### name and vbase indexed by (x,y) |
---|
[820] | 387 | for x in xrange( x_size ): |
---|
[937] | 388 | for y in xrange( y_size - 1 ): |
---|
[820] | 389 | offset = ((x << y_width) + y) * peri_increment |
---|
| 390 | |
---|
[937] | 391 | mapping.addGlobal( 'seg_xcu_%d_%d' %(x,y), |
---|
| 392 | xcu_base + offset, xcu_size, |
---|
[820] | 393 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'XCU', |
---|
| 394 | local = False, big = False ) |
---|
| 395 | |
---|
[937] | 396 | mapping.addGlobal( 'seg_mmc_%d_%d' %(x,y), |
---|
| 397 | mmc_base + offset, mmc_size, |
---|
[820] | 398 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'MMC', |
---|
| 399 | local = False, big = False ) |
---|
| 400 | |
---|
[939] | 401 | ### global vsegs kernel_sched : non local / small pages |
---|
| 402 | ### allocated in all clusters containing processors |
---|
| 403 | ### different content => name & vbase indexed by (x,y) |
---|
| 404 | for x in xrange( x_size ): |
---|
| 405 | for y in xrange( y_size - 1 ): |
---|
| 406 | offset = ((x << y_width) + y) * kernel_ptab_size |
---|
| 407 | |
---|
| 408 | mapping.addGlobal( 'seg_kernel_sched_%d_%d' %(x,y), |
---|
| 409 | kernel_sched_vbase + offset , kernel_sched_size, |
---|
| 410 | 'C_W_', vtype = 'SCHED', x = x, y = y, pseg = 'RAM', |
---|
| 411 | local = False, big = False ) |
---|
| 412 | |
---|
[793] | 413 | return mapping |
---|
| 414 | |
---|
[937] | 415 | ########################## platform test ############################################# |
---|
[793] | 416 | |
---|
| 417 | if __name__ == '__main__': |
---|
| 418 | |
---|
| 419 | mapping = arch( x_size = 2, |
---|
| 420 | y_size = 2, |
---|
| 421 | nb_procs = 2 ) |
---|
| 422 | |
---|
| 423 | # print mapping.netbsd_dts() |
---|
| 424 | |
---|
| 425 | print mapping.xml() |
---|
| 426 | |
---|
| 427 | # print mapping.giet_vsegs() |
---|
| 428 | |
---|
| 429 | |
---|
| 430 | # Local Variables: |
---|
| 431 | # tab-width: 4; |
---|
| 432 | # c-basic-offset: 4; |
---|
| 433 | # c-file-offsets:((innamespace . 0)(inline-open . 0)); |
---|
| 434 | # indent-tabs-mode: nil; |
---|
| 435 | # End: |
---|
| 436 | # |
---|
| 437 | # vim: filetype=python:expandtab:shiftwidth=4:tabstop=4:softtabstop=4 |
---|
| 438 | |
---|