Context Navigation

source: trunk/platforms/tsar_generic_xbar/tsar_xbar_cluster/caba/source/include/tsar_xbar_cluster.h @ 447

Last change on this file since 447 was 436, checked in by alain, 11 years ago
Using a simple_rom (an not a simple_ram) as the boot ROM.
File size: 11.0 KB

Rev	Line
[345]	1	//////////////////////////////////////////////////////////////////////////////
[396]	2	// File: tsar_xbar_cluster.h
[428]	3	// Author: Alain Greiner
[345]	4	// Copyright: UPMC/LIP6
[396]	5	// Date : march 2013
[345]	6	// This program is released under the GNU public license
	7	//////////////////////////////////////////////////////////////////////////////
	8
[378]	9	#ifndef SOCLIB_CABA_TSAR_XBAR_CLUSTER_H
	10	#define SOCLIB_CABA_TSAR_XBAR_CLUSTER_H
[345]	11
	12	#include <systemc>
	13	#include <sys/time.h>
	14	#include <iostream>
	15	#include <sstream>
	16	#include <cstdlib>
	17	#include <cstdarg>
	18
	19	#include "gdbserver.h"
	20	#include "mapping_table.h"
	21	#include "mips32.h"
	22	#include "vci_simple_ram.h"
[436]	23	#include "vci_simple_rom.h"
[345]	24	#include "vci_xicu.h"
	25	#include "dspin_local_crossbar.h"
	26	#include "vci_dspin_initiator_wrapper.h"
	27	#include "vci_dspin_target_wrapper.h"
	28	#include "virtual_dspin_router.h"
	29	#include "vci_multi_tty.h"
	30	#include "vci_multi_nic.h"
[378]	31	#include "vci_block_device_tsar.h"
[345]	32	#include "vci_framebuffer.h"
	33	#include "vci_multi_dma.h"
[351]	34	#include "vci_mem_cache.h"
	35	#include "vci_cc_vcache_wrapper.h"
[345]	36
[389]	37	namespace soclib { namespace caba {
	38
[345]	39	///////////////////////////////////////////////////////////////////////////
[396]	40	template<size_t dspin_cmd_width,
[428]	41	size_t dspin_rsp_width,
[396]	42	typename vci_param_int,
[428]	43	typename vci_param_ext> class TsarXbarCluster
[345]	44	///////////////////////////////////////////////////////////////////////////
	45	: public soclib::caba::BaseModule
	46	{
[396]	47	public:
[345]	48
[428]	49	// Ports
	50	sc_in<bool> p_clk;
	51	sc_in<bool> p_resetn;
	52	soclib::caba::DspinOutput<dspin_cmd_width> **p_cmd_out;
	53	soclib::caba::DspinInput<dspin_cmd_width> **p_cmd_in;
	54	soclib::caba::DspinOutput<dspin_rsp_width> **p_rsp_out;
	55	soclib::caba::DspinInput<dspin_rsp_width> **p_rsp_in;
[389]	56
[345]	57	// interrupt signals
[428]	58	sc_signal<bool> signal_false;
	59	sc_signal<bool> signal_proc_it[8];
	60	sc_signal<bool> signal_irq_mdma[8];
	61	sc_signal<bool> signal_irq_mtty[23];
	62	sc_signal<bool> signal_irq_mnic_rx[8]; // unused
	63	sc_signal<bool> signal_irq_mnic_tx[8]; // unused
	64	sc_signal<bool> signal_irq_bdev;
[345]	65
[428]	66	// DSPIN signals between DSPIN routers and local_crossbars
	67	DspinSignals<dspin_cmd_width> signal_dspin_cmd_l2g_d;
	68	DspinSignals<dspin_cmd_width> signal_dspin_cmd_g2l_d;
	69	DspinSignals<dspin_cmd_width> signal_dspin_m2p_l2g_c;
	70	DspinSignals<dspin_cmd_width> signal_dspin_m2p_g2l_c;
	71	DspinSignals<dspin_rsp_width> signal_dspin_rsp_l2g_d;
	72	DspinSignals<dspin_rsp_width> signal_dspin_rsp_g2l_d;
	73	DspinSignals<dspin_rsp_width> signal_dspin_p2m_l2g_c;
	74	DspinSignals<dspin_rsp_width> signal_dspin_p2m_g2l_c;
[345]	75
[428]	76	// Direct VCI signals to VCI/DSPIN wrappers
	77	VciSignals<vci_param_int> signal_vci_ini_proc[8];
	78	VciSignals<vci_param_int> signal_vci_ini_mdma;
	79	VciSignals<vci_param_int> signal_vci_ini_bdev;
[345]	80
[428]	81	VciSignals<vci_param_int> signal_vci_tgt_memc;
	82	VciSignals<vci_param_int> signal_vci_tgt_xicu;
	83	VciSignals<vci_param_int> signal_vci_tgt_mdma;
	84	VciSignals<vci_param_int> signal_vci_tgt_mtty;
	85	VciSignals<vci_param_int> signal_vci_tgt_bdev;
	86	VciSignals<vci_param_int> signal_vci_tgt_brom;
	87	VciSignals<vci_param_int> signal_vci_tgt_fbuf;
	88	VciSignals<vci_param_int> signal_vci_tgt_mnic;
[345]	89
[428]	90	// Direct DSPIN signals to local crossbars
	91	DspinSignals<dspin_cmd_width> signal_dspin_cmd_proc_i[8];
	92	DspinSignals<dspin_rsp_width> signal_dspin_rsp_proc_i[8];
	93	DspinSignals<dspin_cmd_width> signal_dspin_cmd_mdma_i;
	94	DspinSignals<dspin_rsp_width> signal_dspin_rsp_mdma_i;
	95	DspinSignals<dspin_cmd_width> signal_dspin_cmd_bdev_i;
	96	DspinSignals<dspin_rsp_width> signal_dspin_rsp_bdev_i;
[345]	97
[428]	98	DspinSignals<dspin_cmd_width> signal_dspin_cmd_memc_t;
	99	DspinSignals<dspin_rsp_width> signal_dspin_rsp_memc_t;
	100	DspinSignals<dspin_cmd_width> signal_dspin_cmd_xicu_t;
	101	DspinSignals<dspin_rsp_width> signal_dspin_rsp_xicu_t;
	102	DspinSignals<dspin_cmd_width> signal_dspin_cmd_mdma_t;
	103	DspinSignals<dspin_rsp_width> signal_dspin_rsp_mdma_t;
	104	DspinSignals<dspin_cmd_width> signal_dspin_cmd_mtty_t;
	105	DspinSignals<dspin_rsp_width> signal_dspin_rsp_mtty_t;
	106	DspinSignals<dspin_cmd_width> signal_dspin_cmd_bdev_t;
	107	DspinSignals<dspin_rsp_width> signal_dspin_rsp_bdev_t;
	108	DspinSignals<dspin_cmd_width> signal_dspin_cmd_brom_t;
	109	DspinSignals<dspin_rsp_width> signal_dspin_rsp_brom_t;
	110	DspinSignals<dspin_cmd_width> signal_dspin_cmd_fbuf_t;
	111	DspinSignals<dspin_rsp_width> signal_dspin_rsp_fbuf_t;
	112	DspinSignals<dspin_cmd_width> signal_dspin_cmd_mnic_t;
	113	DspinSignals<dspin_rsp_width> signal_dspin_rsp_mnic_t;
[345]	114
[428]	115	// Coherence DSPIN signals to local crossbar
	116	DspinSignals<dspin_cmd_width> signal_dspin_m2p_memc;
	117	DspinSignals<dspin_rsp_width> signal_dspin_p2m_memc;
	118	DspinSignals<dspin_cmd_width> signal_dspin_m2p_proc[8];
	119	DspinSignals<dspin_rsp_width> signal_dspin_p2m_proc[8];
	120
	121	// external RAM to MEMC VCI signal
	122	VciSignals<vci_param_ext> signal_vci_xram;
	123
[345]	124	// Components
	125
[428]	126	VciCcVCacheWrapper<vci_param_int,
[396]	127	dspin_cmd_width,
	128	dspin_rsp_width,
	129	GdbServer<Mips32ElIss> >* proc[8];
[345]	130
[396]	131	VciDspinInitiatorWrapper<vci_param_int,
	132	dspin_cmd_width,
	133	dspin_rsp_width>* wi_proc[8];
[345]	134
[428]	135	VciMemCache<vci_param_int,
	136	vci_param_ext,
	137	dspin_rsp_width,
[396]	138	dspin_cmd_width>* memc;
[345]	139
[396]	140	VciDspinTargetWrapper<vci_param_int,
	141	dspin_cmd_width,
	142	dspin_rsp_width>* wt_memc;
[345]	143
[396]	144	VciXicu<vci_param_int>* xicu;
[345]	145
[396]	146	VciDspinTargetWrapper<vci_param_int,
	147	dspin_cmd_width,
	148	dspin_rsp_width>* wt_xicu;
[345]	149
[396]	150	VciMultiDma<vci_param_int>* mdma;
[345]	151
[396]	152	VciDspinInitiatorWrapper<vci_param_int,
	153	dspin_cmd_width,
	154	dspin_rsp_width>* wi_mdma;
[345]	155
[396]	156	VciDspinTargetWrapper<vci_param_int,
	157	dspin_cmd_width,
	158	dspin_rsp_width>* wt_mdma;
[345]	159
[396]	160	VciSimpleRam<vci_param_ext>* xram;
[345]	161
[436]	162	VciSimpleRom<vci_param_int>* brom;
[345]	163
[396]	164	VciDspinTargetWrapper<vci_param_int,
	165	dspin_cmd_width,
	166	dspin_rsp_width>* wt_brom;
[345]	167
[396]	168	VciMultiTty<vci_param_int>* mtty;
	169
	170	VciDspinTargetWrapper<vci_param_int,
	171	dspin_cmd_width,
	172	dspin_rsp_width>* wt_mtty;
	173
	174	VciFrameBuffer<vci_param_int>* fbuf;
	175
	176	VciDspinTargetWrapper<vci_param_int,
	177	dspin_cmd_width,
	178	dspin_rsp_width>* wt_fbuf;
	179
	180	VciMultiNic<vci_param_int>* mnic;
	181
	182	VciDspinTargetWrapper<vci_param_int,
	183	dspin_cmd_width,
	184	dspin_rsp_width>* wt_mnic;
	185
	186	VciBlockDeviceTsar<vci_param_int>* bdev;
	187
	188	VciDspinInitiatorWrapper<vci_param_int,
	189	dspin_cmd_width,
	190	dspin_rsp_width>* wi_bdev;
	191
	192	VciDspinTargetWrapper<vci_param_int,
	193	dspin_cmd_width,
	194	dspin_rsp_width>* wt_bdev;
	195
	196	DspinLocalCrossbar<dspin_cmd_width>* xbar_cmd_d;
	197	DspinLocalCrossbar<dspin_rsp_width>* xbar_rsp_d;
	198	DspinLocalCrossbar<dspin_cmd_width>* xbar_m2p_c;
	199	DspinLocalCrossbar<dspin_rsp_width>* xbar_p2m_c;
	200
	201	VirtualDspinRouter<dspin_cmd_width>* router_cmd;
	202	VirtualDspinRouter<dspin_rsp_width>* router_rsp;
	203
[428]	204	TsarXbarCluster( sc_module_name insname,
	205	size_t nb_procs, // processors
	206	size_t nb_ttys, // TTY terminals
	207	size_t nb_dmas, // DMA channels
[345]	208	size_t x, // x coordinate
	209	size_t y, // y coordinate
	210	size_t cluster, // y + ymax*x
[396]	211	const soclib::common::MappingTable &mtd, // internal
	212	const soclib::common::MappingTable &mtx, // external
[428]	213	size_t x_width, // x field bits
	214	size_t y_width, // y field bits
	215	size_t l_width, // l field bits
	216	size_t tgtid_memc,
	217	size_t tgtid_xicu,
[345]	218	size_t tgtid_mdma,
[389]	219	size_t tgtid_fbuf,
[345]	220	size_t tgtid_mtty,
	221	size_t tgtid_brom,
	222	size_t tgtid_mnic,
	223	size_t tgtid_bdev,
	224	size_t memc_ways,
	225	size_t memc_sets,
	226	size_t l1_i_ways,
[428]	227	size_t l1_i_sets,
[345]	228	size_t l1_d_ways,
[428]	229	size_t l1_d_sets,
	230	size_t xram_latency, // external ram
	231	bool io, // I/O cluster
[396]	232	size_t xfb, // fbf pixels
	233	size_t yfb, // fbf lines
[428]	234	char* disk_name, // virtual disk
	235	size_t block_size, // block size
[396]	236	size_t nic_channels, // number channels
[428]	237	char* nic_rx_name, // filename rx
	238	char* nic_tx_name, // filename tx
	239	uint32_t nic_timeout, // cycles
	240	const Loader &loader,
	241	uint32_t frozen_cycles,
[345]	242	uint32_t start_debug_cycle,
[428]	243	bool memc_debug_ok,
	244	bool proc_debug_ok);
[345]	245
	246	};
	247	}}
	248
	249	#endif

Note: See TracBrowser for help on using the repository browser.

Download in other formats:

Project-Id-Version: Trac 0.12
Report-Msgid-Bugs-To: trac-dev@googlegroups.com
POT-Creation-Date: 2018-07-07 16:55+0000
PO-Revision-Date: 2010-07-19 23:05+0200
Last-Translator: Jeroen Ruigrok van der Werven <asmodai@in-nomine.org>
Language: en_US
Language-Team: en_US <trac-dev@googlegroups.com>
Plural-Forms: nplurals=2; plural=(n != 1)
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 8bit
Generated-By: Babel 2.8.0