Ignore:
Timestamp:
Apr 23, 2014, 4:45:19 PM (11 years ago)
Author:
haoliu
Message:

MESI Bug fixed for llsc operation in vci_mem_cache component

File:
1 edited

Legend:

Unmodified
Added
Removed
  • branches/MESI/modules/vci_cc_vcache_wrapper/caba/source/src/vci_cc_vcache_wrapper.cpp

    r680 r682  
    12971297                    // we request a VCI transaction
    12981298                    r_icache_fsm      = ICACHE_MISS_SELECT;
    1299 #if DEBUG_ICACHE
    1300 if ( m_debug_activated or m_ireq.addr == 0x11020 )
    1301 std::cout << "  <PROC " << name() << " ICACHE_IDLE> READ MISS in icache"
    1302           << " : PADDR = " << std::hex << paddr << std::endl;
    1303 #endif
    1304                    r_icache_miss_req = true;
     1299                    r_icache_miss_req = true;
    13051300                }
    13061301                else if (cache_state == CACHE_SLOT_STATE_ZOMBI )        // pending cleanup
     
    28322827                                    m_drsp.rdata   = cache_rdata;
    28332828#if DEBUG_DCACHE
    2834 if ( m_debug_activated or m_drsp.rdata == 0x11020)
     2829if ( m_debug_activated )
    28352830std::cout << "  <PROC " << name() << " DCACHE_IDLE>"
    28362831          << " READ HIT in dcache"
     
    29782973                    }
    29792974#if DEBUG_DCACHE
    2980 if ( m_debug_activated or m_dreq.wdata == 0x11020)
     2975if ( m_debug_activated )
    29812976std::cout << "  <PROC " << name() << " DCACHE_IDLE>"
    29822977      << " WRITE REQ "
Note: See TracChangeset for help on using the changeset viewer.