- Timestamp:
- Jul 9, 2014, 5:36:08 PM (10 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
branches/fault_tolerance/modules/vci_mem_cache/caba/source/src/vci_mem_cache.cpp
r725 r742 3940 3940 if (m_debug) 3941 3941 std::cout << " <MEMC " << name() << " WRITE_BC_DIR_INVAL> Inval DIR and register in TRT:" 3942 << " address = " << r_write_address.read() << std::endl;3942 << " address = " << std::hex << r_write_address.read() << std::endl; 3943 3943 #endif 3944 3944 r_write_fsm = WRITE_BC_CC_SEND;
Note: See TracChangeset
for help on using the changeset viewer.