Ignore:
Timestamp:
Jul 10, 2014, 11:23:57 AM (10 years ago)
Author:
cfuguet
Message:

giet_tsar: using CLUSTER_IO constant in stdio functions

  • Erasing also extra end-of-line spaces
File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/softs/giet_tsar/reset.S

    r743 r744  
    55*********************************************************************************
    66* This is a boot code for a generic multi-clusters / multi-processors
    7 * TSAR architecture (up to 256 clusters / up to 4  processors per cluster). 
     7* TSAR architecture (up to 256 clusters / up to 4  processors per cluster).
    88* The physical address is 40 bits, and the 8 MSB bits A[39:32] define the
    99* cluster index.
    1010*
    11 * As we don't want to use the virtual memory, the physical address is 
     11* As we don't want to use the virtual memory, the physical address is
    1212* equal to  the virtual address (identity mapping) and all processors stacks
    13 * and code segments are allocated in the physical memory bank in cluster 0. 
     13* and code segments are allocated in the physical memory bank in cluster 0.
    1414*
    1515* Both the reset base address and the kernel base address must be redefined
     
    2222* There is two sets of peripherals:
    2323*
    24 * 1) A block device and a single channel TTY controller are available 
     24* 1) A block device and a single channel TTY controller are available
    2525*    in cluster(0,0).
    2626*
    27 * 2) Other peripherals (including another Blockdevice, a multi-channels TTY 
     27* 2) Other peripherals (including another Blockdevice, a multi-channels TTY
    2828*    contrÃŽler, a Frame buffer) are located in cluster_io.
    2929*    For those externals peripherals, hardware interrupts (HWI) are translated
     
    3737*       - Only processor 0 initializes the IOPIC component.
    3838*   - Each processor initializes its private XCU mask.
    39 *   - Each processor initializes the Status Register (SR) 
     39*   - Each processor initializes the Status Register (SR)
    4040*   - Each processor jumps to the same main address in kernel mode...
    4141********************************************************************************/
     
    5656    .extern main
    5757
    58     .globl  reset               
     58    .globl  reset
    5959    .ent    reset
    6060    .align  2
     
    9595
    9696    la      $26,    _interrupt_vector   /* interrupt vector address                */
    97     la      $27,    _mmc_isr 
     97    la      $27,    _mmc_isr
    9898    sw      $27,    32($26)             /* interrupt_vector[8] <= _mmc_isr         */
    99     la      $27,    _ioc_isr 
     99    la      $27,    _ioc_isr
    100100    sw      $27,    36($26)             /* interrupt_vector[9] <= _ioc_isr         */
    101     la      $27,    _tty_isr 
     101    la      $27,    _tty_isr
    102102    sw      $27,    40($26)             /* interrupt_vector[10] <= _tty_isr        */
    103103
     
    129129
    130130#endif
    131    
     131
    132132reset_xcu:
    133133
     
    149149
    150150/* initializes SR register */
    151     li      $26,    0x0000FF01     
     151    li      $26,    0x0000FF01
    152152    mtc0    $26,    $12                 /* SR <= kernel mode / IRQ enable */
    153153
Note: See TracChangeset for help on using the changeset viewer.