Timeline
Jan 12, 2015:
- 6:40 PM Changeset [922] by
- HMESI Bugfixed in vci_mem_cache. a wrong key is sent to cache L1.
- 3:21 PM Changeset [921] by
- wt_ideal branch: * Forgot to remove the hack in vci_cc_vcache to end …
- 3:15 PM Changeset [920] by
- * Adding branch wt_ideal -- "ideal" write-through
Jan 9, 2015:
- 11:55 PM Changeset [919] by
- reconf: implement the CC_TEST FSM in the cc_vcache_wrapper - …
Jan 6, 2015:
- 4:40 PM Changeset [918] by
- RWT Bug fixed in vci_mem_cache: considering the local cost for all the …
- 11:07 AM Changeset [917] by
- vci_mem_cache: erase unused config_lock register definition - Some …
- 11:07 AM Changeset [916] by
- reconf: (tsar_generic_iob) use SYNTHETIC mode in the NIC controller
- 11:07 AM Changeset [915] by
- reconf: merge vci_mem_cache trunk modifications (rev 912)
Jan 2, 2015:
- 2:12 PM Changeset [914] by
- Update top.cpp for tsar_generic_iob.
- 2:10 PM Changeset [913] by
- Update arch.py for tsar_generic_iob.
- 1:18 PM Changeset [912] by
- The hard lock implemented as an addressable register in the …
- 1:03 PM Changeset [911] by
- The reset_buf_invalidate() function has been modified to comply with …
Dec 19, 2014:
- 4:45 PM Changeset [910] by
- (HMESI) Fixed bug for the write cost counter and the sc cost counter …
- 4:34 PM Changeset [909] by
- (RWT) fixed bug for the write cost counter and the sc cost counter …
- 4:17 PM Changeset [908] by
- Trunk : * Fixing a bug in the computation of the write cost and SC …
Note: See TracTimeline
for information about the timeline view.
