source: vis_dev/vis-2.3/models/debug/and2.v @ 106

Last change on this file since 106 was 45, checked in by cecile, 13 years ago

fichier biblio avec lien sur le compte verif

File size: 193 bytes
RevLine 
[33]1module andgate(clk,a,b);
2input clk;
[45]3input [1:0]a;
4input [1:0]b;
[33]5
[45]6reg [1:0]c;
7reg [1:0]d;
[33]8
9initial c = 0;
[43]10initial d = 0;
[33]11
12
13always @(posedge clk)
14begin
[43]15        c = a | b ;
16        d = a & b ;
[33]17end
18endmodule 
19
20
Note: See TracBrowser for help on using the repository browser.