[26] | 1 | \begin{taskinfo} |
---|
| 2 | \let\UBS\leader |
---|
| 3 | \let\UPMC\enable |
---|
| 4 | \let\TIMA\enable |
---|
| 5 | \end{taskinfo} |
---|
| 6 | % |
---|
| 7 | \begin{objectif} |
---|
[40] | 8 | The objectives of this task are to provide the 2 HAS back-ends of the COACH project and |
---|
| 9 | a tool that adapt the coprocessor frequency to the FPGA-SoC frequency as given |
---|
[26] | 10 | by the processors and the BUS. |
---|
[40] | 11 | %pourquoi en majuscule? |
---|
[26] | 12 | \\ |
---|
[40] | 13 | The HAS back-ends as shown in figure~\ref{archi-hls} reads \xcoach data and provides |
---|
| 14 | \xcoachplus data, i.e. \xcoach data annotated with hardware information such as |
---|
| 15 | variables bindings to registers, operations bindings to cells and a schedule. The \xcoach format |
---|
[48] | 16 | being generated by \novers{\specXcoachToCA} deliverable and \xcoachplus being treated by |
---|
[36] | 17 | \novers{\specXcoachToSystemC} and \novers{\specXcoachToVhdl} deliverables, |
---|
[40] | 18 | this task is very dependen on task~1. |
---|
[26] | 19 | \par |
---|
| 20 | For the two HAS front-end, this task is based on the already existing HLS tools GAUT and |
---|
[40] | 21 | UGH. These tools are complementary and not in competition because they cover respectively |
---|
| 22 | data and control dominated designs. |
---|
[26] | 23 | The organization of the task is firstly to integrate quickly the existing HLS to the COACH |
---|
| 24 | framework. Secondly these tools will be improved to allows to treat data dominated application |
---|
[40] | 25 | with a few control for GAUT and control dominated application with a few data processing |
---|
[26] | 26 | for UGH. This will enlarge the domain the HLS can cover. |
---|
| 27 | \end{objectif} |
---|
| 28 | % |
---|
| 29 | \begin{workpackage}{D4} |
---|
| 30 | \item The goal of this \ST is to integrate the UGH HLS tool to the COACH framework. It |
---|
| 31 | consists of suppressing the C commpiler and the SystemC and VHDL drivers and replacing |
---|
| 32 | them by \xcoach and \xcoachplus drivers. |
---|
| 33 | \begin{livrable} |
---|
[36] | 34 | \item{V1}{6}{12}{x}{\Stima}{UGH integration} The UGH software that is able to read |
---|
[26] | 35 | \xcoach format. |
---|
[36] | 36 | \item{V2}{12}{18}{x}{\Supmc}{UGH integration} The UGH software that is able to read |
---|
[26] | 37 | \xcoach format and to write \xcoachplus format. |
---|
[36] | 38 | \item{VF}{18}{33}{x}{\Supmc}{UGH integration} Maintenance work of the UGH software. |
---|
[26] | 39 | \end{livrable} |
---|
| 40 | \item The goal of this \ST is to integrate the GAUT HLS tool to the COACH framework. It |
---|
| 41 | consists of suppressing the C commpiler and the SystemC and VHDL drivers and replacing |
---|
| 42 | them by \xcoach and \xcoachplus drivers. |
---|
| 43 | \begin{livrable} |
---|
[47] | 44 | \item{V1}{6}{12}{x}{\Subs}{GAUT integration} The GAUT software that is able to read |
---|
[26] | 45 | \xcoach format. |
---|
[47] | 46 | \item{VF}{12}{18}{x}{\Subs}{GAUT integration} The GAUT software that is able to read |
---|
[26] | 47 | \xcoach format and to write \xcoachplus format. |
---|
[47] | 48 | \item{VF}{18}{33}{x}{\Subs}{GAUT integration} Maintenance work of the GAUT software. |
---|
[26] | 49 | \end{livrable} |
---|
| 50 | \item The goal of this \ST is to improve the UGH and GAUT HLS tools. |
---|
| 51 | UGH and GAUT experimentations have shown respectively 2 and \mustbecompleted{FIXME:2} |
---|
| 52 | usefull enhancements |
---|
| 53 | \begin{livrable} |
---|
[36] | 54 | \item{}{18}{24}{x}{\Stima}{UGH enhancement 1} The UGH software whith support for treating |
---|
[26] | 55 | automatically data dominated sections included into a control dominated application. |
---|
[36] | 56 | \item{}{21}{27}{x}{\Stima}{UGH enhancement 2} The UGH software that is able to |
---|
[40] | 57 | generate a micro-architecture without the variable binding currently done by the |
---|
[26] | 58 | designer. |
---|
[47] | 59 | \item{}{6}{18}{x}{\Subs}{GAUT enhancement 1} Release of the GAUT software that supports the control |
---|
| 60 | and data flow formal model. |
---|
| 61 | \mustbecompleted{FIXME:USB ca ne va pas avec l'intro de la tache, UGH n'a |
---|
| 62 | plus aucune utilite si ceci reste} |
---|
| 63 | \item{}{18}{30}{x}{\Subs}{GAUT enhancement 2} Release of the GAUT software that supports the control |
---|
| 64 | and data flow formal model and also supports new constraints and objectives defined in \ST1-1 \mustbecompleted{FIXME:UBS: quel |
---|
| 65 | delivrable ??}. |
---|
| 66 | % FIXME:USB redondant avec le delivrable "GAUT integration" ou alors |
---|
| 67 | % c'est en enhancement et il faut le decrire. |
---|
| 68 | % \item{VF}{30}{36}{x}{\Subs}{GAUT enhancement 3} Final release of the GAUT software |
---|
[26] | 69 | \end{livrable} |
---|
| 70 | \item In FPGA-SoC, the frequency is given by the processors and the BUS. The coprocessors |
---|
| 71 | generated by HLS synthesis must respect this frequency. However, the HLS tools can not |
---|
[40] | 72 | guarantee that the micro-architectures they generate accurately respect this |
---|
[26] | 73 | frequency. This is especially the case when the target is a FPGA device, because the |
---|
| 74 | delays are really known only after the RTL synthesis and that estimated delays used |
---|
[40] | 75 | by the HLS are very imprecize. The goal of this \ST is to provide a tool to adapt |
---|
[26] | 76 | the coprocessors frequency to the FPGA-SoC frequency after the coprocessor RTL |
---|
| 77 | synthesis. |
---|
| 78 | \begin{livrable} |
---|
[35] | 79 | \item{V1}{0}{6}{d}{\Supmc}{frequency calibration} A document describing the set up of |
---|
[26] | 80 | the coprocessor frequency calibration. |
---|
[35] | 81 | \item{V2}{6}{12}{x}{\Supmc}{frequency calibration} A VHDL description of hardware |
---|
[26] | 82 | added to the coprocessor to enable the calibration. |
---|
[36] | 83 | \item{VF}{12}{24}{x}{\Supmc}{frequency calibration} The frequency calibration software |
---|
[26] | 84 | consists of a driver in the FPGA-SoC operating system and of a control software on |
---|
| 85 | a PC. |
---|
| 86 | \end{livrable} |
---|
| 87 | \end{workpackage} |
---|