![(please configure the [header_logo] section in trac.ini)](/trac/coach/chrome/site/your_project_logo.png){kind=logo}
Changeset 275 for anr/architecture-csg.fig
- Timestamp:
- Nov 22, 2010, 10:17:21 PM (14 years ago)
- File:
-
- 1 edited
-
anr/architecture-csg.fig (modified) (4 diffs)
Legend:
- Unmodified
- Added
- Removed
-
anr/architecture-csg.fig
r225 r275 46 46 6 6165 3240 8100 4325 47 47 6 6528 3544 7697 4325 48 4 1 0 50 -1 2 13 0.0000 4 1 48 11427106 3722 architecture\00149 4 1 0 50 -1 2 13 0.0000 4 202 6587146 4228 library\00150 4 1 0 50 -1 2 13 0.0000 4 202 8207106 3968 template\00148 4 1 0 50 -1 2 13 0.0000 4 150 1080 7106 3722 architecture\001 49 4 1 0 50 -1 2 13 0.0000 4 195 630 7146 4228 library\001 50 4 1 0 50 -1 2 13 0.0000 4 195 795 7106 3968 template\001 51 51 -6 52 52 1 1 1 2 0 7 50 -1 -1 4.000 1 0.0000 7133 3370 927 87 7133 3370 8060 3370 … … 77 77 4 1 0 50 -1 2 14 0.0000 4 225 735 6285 2745 library\001 78 78 -6 79 6 9135 180 10485 4005 80 6 9225 1035 10395 1755 81 2 4 0 2 0 7 50 -1 -1 6.000 0 0 7 0 0 5 82 10365 1730 10365 1055 9240 1055 9240 1730 10365 1730 83 4 1 0 50 -1 2 14 0.0000 4 165 1005 9810 1580 bitstream\001 84 4 1 0 50 -1 2 14 0.0000 4 165 660 9810 1340 FPGA\001 85 -6 86 6 9225 180 10395 945 87 2 4 0 2 0 7 50 -1 -1 6.000 0 0 7 0 0 5 88 10365 900 10365 225 9240 225 9240 900 10365 900 89 4 1 0 50 -1 2 14 0.0000 4 165 240 9810 495 IP\001 90 4 1 0 50 -1 0 12 0.0000 4 195 1005 9810 720 (IP-XACT)\001 91 -6 92 6 9180 1935 10350 2475 93 2 4 0 2 0 7 50 -1 -1 6.000 0 0 7 0 0 5 94 10335 2425 10335 1975 9210 1975 9210 2425 10335 2425 95 4 1 0 50 -1 2 14 0.0000 4 165 1005 9795 2245 simulator\001 96 -6 97 2 1 1 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 98 0 0 2.00 120.00 240.00 99 9767 2445 9767 3345 100 4 1 0 50 -1 2 14 0.0000 4 225 1320 9810 3605 performance\001 101 4 1 0 50 -1 2 14 0.0000 4 225 825 9810 3905 analysis\001 102 -6 79 103 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 80 104 0 0 2.00 120.00 240.00 81 105 2932 1922 3912 1922 82 2 4 0 2 0 7 50 -1 -1 6.000 0 0 7 0 0 583 10365 1595 10365 920 9240 920 9240 1595 10365 159584 106 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 85 107 0 0 2.00 120.00 240.00 … … 90 112 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 91 113 0 0 2.00 120.00 240.00 92 7 890 1220 9195 1220114 7920 1350 9225 1350 93 115 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 94 116 0 0 2.00 120.00 240.00 95 7890 1415 9210 1880 96 2 2 1 2 0 7 50 -1 -1 6.000 0 0 -1 0 0 5 97 6510 110 7875 110 7875 545 6510 545 6510 110 117 7920 1485 9180 1980 98 118 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 99 119 0 0 2.00 120.00 240.00 … … 105 125 0 0 2.00 120.00 240.00 106 126 7695 2120 7575 1595 107 2 4 0 2 0 7 50 -1 -1 6.000 0 0 7 0 0 5108 10335 2290 10335 1840 9210 1840 9210 2290 10335 2290109 2 1 1 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2110 0 0 2.00 120.00 240.00111 9767 2310 9767 3210112 127 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 113 128 0 0 2.00 120.00 240.00 114 129 7040 3260 7025 1565 115 4 1 0 50 -1 2 14 0.0000 4 165 1005 9810 1445 bitstream\001 116 4 1 0 50 -1 2 14 0.0000 4 165 660 9810 1205 FPGA\001 117 4 1 0 50 -1 2 14 0.0000 4 165 1005 9795 2110 simulator\001 130 2 1 0 2 0 7 50 -1 -1 6.000 0 0 -1 1 0 2 131 0 0 2.00 120.00 240.00 132 7920 1170 9225 765 133 2 2 1 2 0 7 50 -1 -1 6.000 0 0 -1 0 0 5 134 6510 110 7875 110 7875 540 6510 540 6510 110 118 135 4 1 0 50 -1 2 14 0.0000 4 225 1140 7905 2690 component\001 119 136 4 1 0 50 -1 2 14 0.0000 4 165 885 7890 2960 libraries\001 120 137 4 1 0 50 -1 2 14 0.0000 4 165 1005 7905 2435 hardware\001 121 4 1 0 50 -1 2 14 0.0000 4 225 1320 9810 3470 performance\001122 4 1 0 50 -1 2 14 0.0000 4 225 825 9810 3770 analysis\001123 138 4 1 0 50 -1 2 16 0.0000 4 195 585 7185 425 HAS\001 124 139 4 1 0 50 -1 2 14 0.0000 4 165 720 2259 1852 initilal\001
Note: See TracChangeset
for help on using the changeset viewer.
