Ignore:
Timestamp:
Feb 6, 2011, 2:29:09 PM (13 years ago)
Author:
coach
Message:

1ere Pre-release

File:
1 edited

Legend:

Unmodified
Added
Removed
  • anr/section-position.tex

    r339 r356  
    2323%on Field Programmable Gate Array circuits (FPGA).
    2424%%%
    25 \subsubsection*{Positionning in regards with the economical and social context}
     25\subsubsection*{Positioning in regards with the economical and social context}
    2626COACH will contribute to build an open design and run-time
    2727environment, including communication middleware and tools to support
    28 developers in the production of embedded software, through all phases of the software lifecycle,
     28developers in the production of embedded software, through all phases of the software life cycle,
    2929from requirements analysis down to deployment and maintenance.
    3030More specifically, COACH focuses on:
    3131\begin{itemize}
    32 \item High level methods and concepts (esp. requirements and architectural level) for system
     32\item High level methods and concepts (esp. Requirements and architectural level) for system
    3333design, development and integration, addressing complexity aspects and modularity.
    3434\item Open and modular design environments, enabling flexibility and extensibility by
    3535means of new or sector-specific tools and ensuring consistency and traceability along the
    36 development lifecycle.
     36development life cycle.
    3737\item Light/agile methodologies and adaptive workflow providing a dynamic and adaptive
    3838environment, suitable for co-operative and distributed development.
    39 \item Integration of the solutions and engines being developped into a state of the art SoC and system
     39\item Integration of the solutions and engines being developed into a state of the art SoC and system
    4040design flow, using the IP-XACT IEEE 1685 standard
    4141\end{itemize}
     
    5252%%%
    5353\parlf\noindent
    54 \subsubsection*{Positionning and continuity with other projects}
     54\subsubsection*{Positioning and continuity with other projects}
    5555The COACH project will benefit from a number of previous recent projects:
    5656\begin{description}
     
    8383%    The TSAR MEDEA+ project (2008-2010) targets the design of a
    8484    scalable, coherent shared memory, multi-cores processor architecture, and uses the SoCLib
    85     plaform for virtual prototyping. COACH will benefit from the synthesizable VHDL
    86     models developped in the framework of TSAR (MIPS32 processor core, and RING interconnect).
     85    platform for virtual prototyping. COACH will benefit from the synthesizable VHDL
     86    models developed in the framework of TSAR (MIPS32 processor core, and RING interconnect).
    8787  \item[BioWic]
    8888    On the HPC application side, we also hope to benefit from the experience in
     
    137137    among the initiators of the polyhedral model, a theory which serve to
    138138    unify many parallelism detection and exploitation techniques for regular
    139     programs. It is expected that the techniques developped by \lip for
     139    programs. It is expected that the techniques developed by \lip for
    140140    parallelism detection, scheduling \cite{Feau:92aa,Feau:92bb},
    141141    process construction \cite{Feau:96} and memory management \cite{bee}
     
    153153This project answer to the global statement of the call "INGENIERIE NUMERIQUE ET SECURITE (INS)" by proposing
    154154methods and tools for the design of application to be run on platforms of the next generation.
    155 Inprovements can be expected for productivity,
    156 time-to-market (automation and code generation) and safety (management of high level sepcifications down to implementation).
     155Improvements can be expected for productivity,
     156time-to-market (automation and code generation) and reliability (management of high level specifications down to implementation).
    157157In this call, the COACH project totally fulfills the objectives of the axis 2 "METHODES,
    158158OUTILS ET TECHNOLOGIES POUR LES SYSTEMES EMBARQUES".
     
    187187quality and reducing the design time and the cost of synthesised cryptographic devices.
    188188%
    189 \subsubsection*{European and international positionning}
     189\subsubsection*{European and international positioning}
    190190%
    191191Finally, it is worth to note that this project covers priorities defined by the commission
    192 experts in the field of Information Technolgies Society (IST) for Embedded
     192experts in the field of Information Technologies Society (IST) for Embedded
    193193Systems: \textit{ $<<$Concepts, methods and tools for designing systems dealing with systems complexity
    194194and allowing to apply efficiently applications and various products on embedded platforms,
Note: See TracChangeset for help on using the changeset viewer.