Ignore:
Timestamp:
Dec 10, 2008, 7:31:39 PM (16 years ago)
Author:
rosiere
Message:

Almost complete design
with Test and test platform

File:
1 edited

Legend:

Unmodified
Added
Removed

  • trunk/IPs/systemC/processor/Morpheo/Documentation/Source/Schema/VHDL_methodologie.fig

    r81 r88  
    88-2
    991200 2
    10 6 -1425 -600 2850 4050
     106 900 -1500 2100 -750
     116 900 -1500 2100 -1200
     122 4 0 1 0 30 51 -1 20 0.000 0 0 7 0 0 5
     13         2100 -1200 900 -1200 900 -1500 2100 -1500 2100 -1200
     144 1 0 50 -1 2 8 0.0000 0 105 315 1500 -1350 D\351but\001
     15-6
     162 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
     17        3 0 1.00 60.00 120.00
     18         1500 -1200 1500 -750
     19-6
    11201 1 0 1 0 6 51 -1 20 0.000 1 0.0000 -750 750 600 225 -750 750 -150 525
     211 1 0 1 0 6 51 -1 20 0.000 1 0.0000 1500 3075 600 225 1500 3075 2100 2850
     221 1 0 1 0 6 51 -1 20 0.000 1 0.0000 1500 375 600 225 1500 375 2100 150
    12231 1 0 1 0 6 51 -1 20 0.000 1 0.0000 1500 2175 600 225 1500 2175 2100 1950
    13 1 1 0 1 0 6 51 -1 20 0.000 1 0.0000 1500 3075 600 225 1500 3075 2100 2850
    14242 1 0 1 0 7 50 -1 20 0.000 0 0 -1 1 0 2
    1525        3 0 1.00 60.00 120.00
    16          1650 600 2250 1050
    17 2 1 0 1 0 7 50 -1 20 0.000 0 0 -1 1 0 2
    18         3 0 1.00 60.00 120.00
    19          1350 600 1050 1050
     26         1500 825 2250 1050
    20272 1 0 1 0 7 50 -1 20 0.000 0 0 -1 1 0 2
    2128        3 0 1.00 60.00 120.00
    … …  
    38452 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 4
    3946        3 0 1.00 60.00 120.00
    40          -750 525 -750 -75 1200 -75 1200 150
     47         -750 525 -750 -975 1200 -975 1200 -750
    41482 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 3
    4249        3 0 1.00 60.00 120.00
    4350         900 3075 -750 3075 -750 975
    44 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
    45         3 0 1.00 60.00 120.00
    46          1500 -300 1500 150
    47 2 4 0 1 0 30 51 -1 20 0.000 0 0 7 0 0 5
    48          2100 -300 900 -300 900 -600 2100 -600 2100 -300
    49512 4 0 1 0 30 51 -1 20 0.000 0 0 7 0 0 5
    5052         2100 4050 900 4050 900 3750 2100 3750 2100 4050
    51 2 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
    52          2100 600 900 600 900 150 2100 150 2100 600
    53532 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
    5454         1350 1500 150 1500 150 1050 1350 1050 1350 1500
    55552 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
    5656         2850 1500 1650 1500 1650 1050 2850 1050 2850 1500
    57 4 1 0 50 -1 2 8 0.0000 0 75 240 1500 2175 Test\001
    58 4 1 0 50 -1 2 8 0.0000 0 90 990 2250 1275 TestBench VHDL\001
    59 4 1 0 50 -1 2 8 0.0000 0 105 1005 750 1275 G\351n\351rateur VHDL\001
    60 4 1 0 50 -1 2 8 0.0000 0 105 465 1500 375 SystemC\001
    61 4 1 0 50 -1 2 8 0.0000 0 90 1050 -750 675 Modification locale\001
    62 4 1 0 50 -1 2 8 0.0000 0 105 1035 -750 825 (micro architecture)\001
    63 4 1 0 50 -1 2 8 0.0000 0 105 315 1500 -450 D\351but\001
    64 4 1 0 50 -1 2 8 0.0000 0 135 810 1500 3075 Synth\350tisable ?\001
    65 4 1 0 50 -1 2 8 0.0000 0 90 195 1500 3900 Fin\001
    66 -6
     572 1 0 1 0 7 50 -1 20 0.000 0 0 7 1 0 2
     58        3 0 1.00 60.00 120.00
     59         1500 825 1050 1050
     602 1 0 1 0 7 50 -1 20 0.000 0 0 -1 0 0 2
     61         1500 600 1500 825
     622 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 5
     63        3 0 1.00 60.00 120.00
     64         2100 375 2250 375 2250 -900 1800 -900 1800 -750
     652 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
     66        3 0 1.00 60.00 120.00
     67         1500 -300 1500 150
     682 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
     69         2100 -300 900 -300 900 -750 2100 -750 2100 -300
    67704 0 0 51 -1 0 8 0.0000 0 75 120 1575 3450 ok\001
    68714 0 0 51 -1 0 8 0.0000 0 75 315 -75 675 locale\001
    69724 0 0 51 -1 0 8 0.0000 0 90 375 -675 450 globale\001
    70734 2 0 51 -1 0 8 0.0000 0 75 120 900 3000 ko\001
    71 4 2 0 51 -1 0 8 0.0000 0 75 120 900 2100 ko\001
     744 1 0 50 -1 2 8 0.0000 0 90 1050 -750 675 Modification locale\001
     754 1 0 50 -1 2 8 0.0000 0 105 1035 -750 825 (micro architecture)\001
     764 1 0 50 -1 2 8 0.0000 0 135 810 1500 3075 Synth\350tisable ?\001
     774 1 0 50 -1 2 8 0.0000 0 90 195 1500 3900 Fin\001
     784 0 0 51 -1 0 8 0.0000 0 75 120 1575 750 ok\001
     794 1 0 50 -1 2 8 0.0000 0 75 240 1500 375 Test\001
     804 0 0 51 -1 0 8 0.0000 0 75 120 2025 225 ko\001
    72814 0 0 51 -1 0 8 0.0000 0 75 120 1575 2550 ok\001
     824 1 0 50 -1 2 8 0.0000 0 75 240 1500 2175 Test\001
     834 2 0 51 -1 0 8 0.0000 0 75 120 825 2025 ko\001
     844 1 0 50 -1 2 8 0.0000 0 75 375 750 1425 VHDL\001
     854 1 0 50 -1 2 8 0.0000 0 75 375 2250 1425 VHDL\001
     864 1 0 50 -1 2 8 0.0000 0 90 615 2250 1200 TestBench \001
     874 1 0 50 -1 2 8 0.0000 0 105 465 1500 -375 SystemC\001
     884 1 0 50 -1 2 8 0.0000 0 105 450 750 1200 Mod\350le \001
     894 1 0 50 -1 2 8 0.0000 0 105 450 1500 -600 Mod\350le \001
Note: See TracChangeset for help on using the changeset viewer.