source: PROJECT_SMART_EEG/trunk/hw/sync_sys/synchro/synchro_hw.tcl

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @87   11 years lambert Adding generation simulation support for verilog
(copy) @84   11 years lambert Adding hierarchical subdirectory for every component
copied from PROJECT_SMART_EEG/trunk/hw/sync_sys/synchro_hw.tcl:
(add) @83   11 years szahmed Initial Commit
Note: See TracRevisionLog for help on using the revision log.