Context Navigation

Timeline

11:59 AM Changeset [409] by alain: Cosmetic
10:38 AM Changeset [408] by alain: Introducing support for several segments (required by tsar_generic_iob …

7:46 PM Changeset [407] by porquet: add missing header (for ::read, ::write, etc.)
2:28 PM Changeset [406] by cfuguet: Introducing USE_DT (true by default) option in tsar_boot makefile

6:02 PM Changeset [405] by fraga: VCI_IO_BRIDGE: Adding some casts to handle the different VCI fields …

9:44 PM Changeset [404] by alain: Updating the tsar_generic_sbar platform to comply with the new DSPIN …
9:42 PM Changeset [403] by alain: Updating vci_cc_vcache_wrapper and vci_mem_cache to comply with the …
7:08 PM InterconnexionNetworks edited by alain: (diff)
11:18 AM InterconnexionNetworks edited by alain: (diff)

7:46 PM Changeset [402] by alain: Bug fix : the segment allocated to the NIC controller was too small.
2:56 PM Changeset [401] by alain: Bug fix : VCI BE when DATA = 64 bits
10:25 AM Changeset [400] by alain: Introducing support for VCI DATA 64 bits.

5:19 PM Changeset [399] by bouyer: Sync with reality: we have only one processor on the de2-115 and we'll …
5:16 PM Changeset [398] by bouyer: Use 128bits transfers at the SPI controller level when possible; this …

11:10 AM Changeset [397] by alain: Fixing a wrong merge during commit.
11:02 AM Changeset [396] by alain: Major evolution of platform "tsar_generic_xbar" to support 40 bits …
9:56 AM Changeset [395] by alain: ntroducing support for 40 bits physical addresses.
9:53 AM Changeset [394] by alain: ntroducing support for 40 bits physical addresses.
9:35 AM Changeset [393] by alain: Introducing support for addresses larger than 32 bits.
12:35 AM Changeset [392] by alain: Introducing support for physical addresses larger than 32 bits. A new …

10:29 AM Changeset [391] by lambert: Bug fix in Vci_mem_cache : * When line evicion in write fsm to …

Note: See TracTimeline for information about the timeline view.