Changeset 277 for anr/section-4.1.tex
- Timestamp:
- Nov 23, 2010, 6:02:16 PM (14 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
anr/section-4.1.tex
r275 r277 31 31 hardware) either \ADDED{ as an IP under IP-XACT to integrate the SoC in larger 32 32 design or} 33 as a SystemC simulator (cycl aaccurate and/or TLM) to prototype and explore quickly the33 as a SystemC simulator (cycle accurate and/or TLM) to prototype and explore quickly the 34 34 design space or as a bitstream\footnote{COACH generates synthesizable VHDL, and 35 35 launch the \xilinx or \altera RTL synthesis tools.} directly downloadable on the
Note: See TracChangeset
for help on using the changeset viewer.