Ignore:
Timestamp:
Jan 16, 2011, 10:37:52 AM (14 years ago)
Author:
coach
Message:

Changed microblaze/plb in \xilinxcpu/\xilinxbus that extend arm/AMBA

File:
1 edited

Legend:

Unmodified
Added
Removed
  • anr/section-project-task-schedule.tex

    r304 r311  
    115115%    The SoCLib component library contains several SystemC models used for the
    116116%    virtual prototyping of the \altera and \xilinx architectural templates
    117 %    (NIOS and Microblaze processor cores).
     117%    (NIOS and \xilinxcpu processor cores).
    118118%    Nevertheless, at this time we do not know how many IP cores SystemC
    119119%    simulation models have to be developped.
     
    123123%    The three architectural templates being quite similar, the virtual
    124124%    prototyping will use the neutral architectural template.
    125   \item[VCI/AVALON \& VCI/PLB bridges ({\NOVERShpcAvalonBridge}, {\NOVERShpcPlbBridge})]
     125  \item[VCI/AVALON \& VCI/\xilinxbus bridges ({\NOVERShpcAvalonBridge}, {\NOVERShpcPlbBridge})]
    126126    These bridges may decrease the efficiency of the \altera \& \xilinx
    127127    architectural templates.
    128     Developing the communication components (MWMR) for the AVALON and PLB buses
     128    Developing the communication components (MWMR) for the AVALON and \xilinxbus buses
    129129    will correct this problem.
    130130%    If one of these tasks is impossible or too important or leads to inefficiency,
Note: See TracChangeset for help on using the changeset viewer.