[450] | 1 | /////////////////////////////////////////////////////////////////////////////// |
---|
[707] | 2 | // File: top.cpp (for tsar_generic_iob platform) |
---|
[718] | 3 | // Author: Alain Greiner |
---|
[450] | 4 | // Copyright: UPMC/LIP6 |
---|
[966] | 5 | // Date : august 2013 / updated march 2015 |
---|
[450] | 6 | // This program is released under the GNU public license |
---|
| 7 | /////////////////////////////////////////////////////////////////////////////// |
---|
[938] | 8 | // This file define a generic TSAR architecture with an external IO network |
---|
| 9 | // emulating a PCI or Hypertransport I/O bus to access 7 external peripherals: |
---|
[450] | 10 | // |
---|
[472] | 11 | // - BROM : boot ROM |
---|
| 12 | // - FBUF : Frame Buffer |
---|
[730] | 13 | // - MTTY : multi TTY (one channel) |
---|
[1025] | 14 | // - MNIC : Network controller (up to 16 channels) |
---|
[498] | 15 | // - CDMA : Chained Buffer DMA controller (up to 4 channels) |
---|
[965] | 16 | // - DISK : Block device controler (BDV / HBA / SDC) |
---|
[707] | 17 | // - IOPI : HWI to SWI translator. |
---|
[450] | 18 | // |
---|
[938] | 19 | // This I/0 bus is connected to internal address space through two IOB bridges |
---|
[966] | 20 | // located in cluster[0][0] and cluster[X_SIZE-1][Y_SIZE-1]. |
---|
[938] | 21 | // |
---|
[707] | 22 | // The internal physical address space is 40 bits, and the cluster index |
---|
| 23 | // is defined by the 8 MSB bits, using a fixed format: X is encoded on 4 bits, |
---|
[938] | 24 | // Y is encoded on 4 bits, whatever the actual mesh size. |
---|
[707] | 25 | // => at most 16 * 16 clusters. Each cluster contains up to 4 processors. |
---|
[450] | 26 | // |
---|
[607] | 27 | // It contains 3 networks: |
---|
| 28 | // |
---|
[707] | 29 | // 1) the "INT" network supports Read/Write transactions |
---|
[718] | 30 | // between processors and L2 caches or peripherals. |
---|
[450] | 31 | // (VCI ADDDRESS = 40 bits / VCI DATA width = 32 bits) |
---|
| 32 | // It supports also coherence transactions between L1 & L2 caches. |
---|
[718] | 33 | // 3) the "RAM" network emulates the 3D network between L2 caches |
---|
[472] | 34 | // and L3 caches, and is implemented as a 2D mesh between the L2 caches, |
---|
| 35 | // the two IO bridges and the physical RAMs disributed in all clusters. |
---|
[450] | 36 | // (VCI ADDRESS = 40 bits / VCI DATA = 64 bits) |
---|
| 37 | // 4) the IOX network connects the two IO bridge components to the |
---|
[707] | 38 | // 7 external peripheral controllers. |
---|
[450] | 39 | // (VCI ADDDRESS = 40 bits / VCI DATA width = 64 bits) |
---|
[718] | 40 | // |
---|
| 41 | // The external peripherals HWI IRQs are translated to WTI IRQs by the |
---|
[707] | 42 | // external IOPIC component, that must be configured by the OS to route |
---|
[874] | 43 | // these WTI IRQS to one or several internal XICU components. |
---|
[707] | 44 | // - IOPIC HWI[1:0] connected to IRQ_NIC_RX[1:0] |
---|
[718] | 45 | // - IOPIC HWI[3:2] connected to IRQ_NIC_TX[1:0] |
---|
[707] | 46 | // - IOPIC HWI[7:4] connected to IRQ_CMA_TX[3:0]] |
---|
[965] | 47 | // - IOPIC HWI[8] connected to IRQ_DISK |
---|
[874] | 48 | // - IOPIC HWI[31:16] connected to IRQ_TTY_RX[15:0] |
---|
[450] | 49 | // |
---|
[972] | 50 | // Each cluster contains the following component: |
---|
| 51 | // - From 1 to 8 MIP32 processors |
---|
| 52 | // - One L2 cache controller |
---|
| 53 | // - One XICU component, |
---|
| 54 | // - One - optional - single channel DMA controler, |
---|
| 55 | // - One - optional - hardware coprocessor |
---|
| 56 | // The XICU component is mainly used to handle WTI IRQs, as at most |
---|
| 57 | // 2 HWI IRQs are connected to XICU in each cluster: |
---|
[959] | 58 | // - IRQ_IN[0] : MMC |
---|
[972] | 59 | // - IRQ_IN[1] : MWR |
---|
[718] | 60 | // |
---|
[450] | 61 | // All clusters are identical, but cluster(0,0) and cluster(XMAX-1,YMAX-1) |
---|
| 62 | // contain an extra IO bridge component. These IOB0 & IOB1 components are |
---|
| 63 | // connected to the three networks (INT, RAM, IOX). |
---|
[718] | 64 | // |
---|
[450] | 65 | // - It uses two dspin_local_crossbar per cluster to implement the |
---|
[718] | 66 | // local interconnect correponding to the INT network. |
---|
| 67 | // - It uses three dspin_local_crossbar per cluster to implement the |
---|
| 68 | // local interconnect correponding to the coherence INT network. |
---|
[450] | 69 | // - It uses two virtual_dspin_router per cluster to implement |
---|
| 70 | // the INT network (routing both the direct and coherence trafic). |
---|
| 71 | // - It uses two dspin_router per cluster to implement the RAM network. |
---|
| 72 | // - It uses the vci_cc_vcache_wrapper. |
---|
| 73 | // - It uses the vci_mem_cache. |
---|
| 74 | // - It contains one vci_xicu and one vci_multi_dma per cluster. |
---|
| 75 | // - It contains one vci_simple ram per cluster to model the L3 cache. |
---|
| 76 | // |
---|
| 77 | // The TsarIobCluster component is defined in files |
---|
| 78 | // tsar_iob_cluster.* (with * = cpp, h, sd) |
---|
| 79 | // |
---|
| 80 | // The main hardware parameters must be defined in the hard_config.h file : |
---|
[966] | 81 | // - X_WIDTH : number of bits for x cluster coordinate |
---|
| 82 | // - Y_WIDTH : number of bits for y cluster coordinate |
---|
| 83 | // - P_WIDTH : number of bits for local processor coordinate |
---|
[718] | 84 | // - X_SIZE : number of clusters in a row |
---|
[707] | 85 | // - Y_SIZE : number of clusters in a column |
---|
[959] | 86 | // - NB_PROCS_MAX : number of processors per cluster (up to 8) |
---|
| 87 | // - NB_DMA_CHANNELS : number of DMA channels per cluster (>= NB_PROCS_MAX) |
---|
[874] | 88 | // - NB_TTY_CHANNELS : number of TTY channels in I/O network (up to 16) |
---|
[707] | 89 | // - NB_NIC_CHANNELS : number of NIC channels in I/O network (up to 2) |
---|
| 90 | // - NB_CMA_CHANNELS : number of CMA channels in I/O network (up to 4) |
---|
[714] | 91 | // - FBUF_X_SIZE : width of frame buffer (pixels) |
---|
| 92 | // - FBUF_Y_SIZE : heigth of frame buffer (lines) |
---|
[959] | 93 | // - XCU_NB_HWI : number of XCU HWIs (>= NB_PROCS_MAX + 1) |
---|
| 94 | // - XCU_NB_PTI : number of XCU PTIs (>= NB_PROCS_MAX) |
---|
| 95 | // - XCU_NB_WTI : number of XCU WTIs (>= 4*NB_PROCS_MAX) |
---|
| 96 | // - XCU_NB_OUT : number of XCU output IRQs (>= 4*NB_PROCS_MAX) |
---|
[966] | 97 | // - USE_IOC_XYZ : IOC type (XYZ in HBA / BDV / SDC) |
---|
[718] | 98 | // |
---|
[966] | 99 | // Some other hardware parameters must be defined in this top.cpp file: |
---|
[718] | 100 | // - XRAM_LATENCY : external ram latency |
---|
[450] | 101 | // - MEMC_WAYS : L2 cache number of ways |
---|
| 102 | // - MEMC_SETS : L2 cache number of sets |
---|
[718] | 103 | // - L1_IWAYS |
---|
| 104 | // - L1_ISETS |
---|
| 105 | // - L1_DWAYS |
---|
| 106 | // - L1_DSETS |
---|
[965] | 107 | // - DISK_IMAGE_NAME : file pathname for block device |
---|
[450] | 108 | // |
---|
| 109 | // General policy for 40 bits physical address decoding: |
---|
| 110 | // All physical segments base addresses are multiple of 1 Mbytes |
---|
[718] | 111 | // (=> the 24 LSB bits = 0, and the 16 MSB bits define the target) |
---|
[450] | 112 | // The (x_width + y_width) MSB bits (left aligned) define |
---|
| 113 | // the cluster index, and the LADR bits define the local index: |
---|
[707] | 114 | // |X_ID|Y_ID| LADR | OFFSET | |
---|
| 115 | // | 4 | 4 | 8 | 24 | |
---|
[450] | 116 | // |
---|
| 117 | // General policy for 14 bits SRCID decoding: |
---|
| 118 | // Each component is identified by (x_id, y_id, l_id) tuple. |
---|
[707] | 119 | // |X_ID|Y_ID| L_ID | |
---|
| 120 | // | 4 | 4 | 6 | |
---|
[450] | 121 | ///////////////////////////////////////////////////////////////////////// |
---|
| 122 | |
---|
| 123 | #include <systemc> |
---|
| 124 | #include <sys/time.h> |
---|
| 125 | #include <iostream> |
---|
| 126 | #include <sstream> |
---|
| 127 | #include <cstdlib> |
---|
| 128 | #include <cstdarg> |
---|
| 129 | #include <stdint.h> |
---|
| 130 | |
---|
| 131 | #include "gdbserver.h" |
---|
| 132 | #include "mapping_table.h" |
---|
| 133 | |
---|
[972] | 134 | |
---|
| 135 | |
---|
[450] | 136 | #include "tsar_iob_cluster.h" |
---|
| 137 | #include "vci_chbuf_dma.h" |
---|
| 138 | #include "vci_multi_tty.h" |
---|
| 139 | #include "vci_multi_nic.h" |
---|
| 140 | #include "vci_simple_rom.h" |
---|
[965] | 141 | #include "vci_multi_ahci.h" |
---|
[450] | 142 | #include "vci_block_device_tsar.h" |
---|
[1002] | 143 | #include "vci_ahci_sdc.h" |
---|
| 144 | #include "sd_card.h" |
---|
[450] | 145 | #include "vci_framebuffer.h" |
---|
| 146 | #include "vci_iox_network.h" |
---|
[707] | 147 | #include "vci_iopic.h" |
---|
[450] | 148 | |
---|
| 149 | #include "alloc_elems.h" |
---|
| 150 | |
---|
[972] | 151 | |
---|
| 152 | ////////////////////////////////////////////////////////////////// |
---|
| 153 | // Coprocessor type (must be replicated in tsar_iob_cluster) |
---|
| 154 | ////////////////////////////////////////////////////////////////// |
---|
| 155 | |
---|
| 156 | #define MWR_COPROC_CPY 0 |
---|
| 157 | #define MWR_COPROC_DCT 1 |
---|
| 158 | #define MWR_COPROC_GCD 2 |
---|
| 159 | |
---|
| 160 | ////////////////////////////////////////////////////////////////// |
---|
[1046] | 161 | // Virtual disk selection => OS selection |
---|
[972] | 162 | ////////////////////////////////////////////////////////////////// |
---|
| 163 | |
---|
[1046] | 164 | #define USE_ALMOS 1 |
---|
| 165 | #define USE_GIET 0 |
---|
[450] | 166 | |
---|
[1046] | 167 | #if ( USE_ALMOS + USE_GIET != 1 ) |
---|
| 168 | #error "OS UNDEFINED" |
---|
| 169 | #endif |
---|
[450] | 170 | |
---|
[1046] | 171 | #if USE_ALMOS |
---|
| 172 | #define DISK_IMAGE_NAME "almos_virt_hdd.dmg" |
---|
| 173 | #endif |
---|
| 174 | |
---|
| 175 | #if USE_GIET |
---|
| 176 | #define DISK_IMAGE_NAME "giet_virt_hdd.dmg" |
---|
| 177 | #endif |
---|
[972] | 178 | ////////////////////////////////////////////////////////////////// |
---|
| 179 | // Parallelisation |
---|
| 180 | ////////////////////////////////////////////////////////////////// |
---|
[450] | 181 | |
---|
[981] | 182 | #if USE_OPENMP |
---|
[450] | 183 | #include <omp.h> |
---|
| 184 | #endif |
---|
| 185 | |
---|
[972] | 186 | ////////////////////////////////////////////////////////////////// |
---|
[718] | 187 | // DSPIN parameters |
---|
[972] | 188 | ////////////////////////////////////////////////////////////////// |
---|
[450] | 189 | |
---|
| 190 | #define dspin_int_cmd_width 39 |
---|
| 191 | #define dspin_int_rsp_width 32 |
---|
| 192 | |
---|
| 193 | #define dspin_ram_cmd_width 64 |
---|
| 194 | #define dspin_ram_rsp_width 64 |
---|
| 195 | |
---|
[972] | 196 | ////////////////////////////////////////////////////////////////// |
---|
[718] | 197 | // VCI fields width for the 3 VCI networks |
---|
[972] | 198 | ////////////////////////////////////////////////////////////////// |
---|
[450] | 199 | |
---|
| 200 | #define vci_cell_width_int 4 |
---|
| 201 | #define vci_cell_width_ext 8 |
---|
| 202 | |
---|
| 203 | #define vci_plen_width 8 |
---|
| 204 | #define vci_address_width 40 |
---|
| 205 | #define vci_rerror_width 1 |
---|
| 206 | #define vci_clen_width 1 |
---|
| 207 | #define vci_rflag_width 1 |
---|
| 208 | #define vci_srcid_width 14 |
---|
| 209 | #define vci_pktid_width 4 |
---|
| 210 | #define vci_trdid_width 4 |
---|
| 211 | #define vci_wrplen_width 1 |
---|
| 212 | |
---|
| 213 | //////////////////////////////////////////////////////////// |
---|
[718] | 214 | // Main Hardware Parameters values |
---|
[450] | 215 | //////////////////////i///////////////////////////////////// |
---|
| 216 | |
---|
[802] | 217 | #include "hard_config.h" |
---|
[450] | 218 | |
---|
| 219 | //////////////////////////////////////////////////////////// |
---|
[718] | 220 | // Secondary Hardware Parameters values |
---|
[450] | 221 | //////////////////////i///////////////////////////////////// |
---|
| 222 | |
---|
[607] | 223 | #define XMAX X_SIZE |
---|
| 224 | #define YMAX Y_SIZE |
---|
[450] | 225 | |
---|
| 226 | #define XRAM_LATENCY 0 |
---|
| 227 | |
---|
| 228 | #define MEMC_WAYS 16 |
---|
| 229 | #define MEMC_SETS 256 |
---|
| 230 | |
---|
| 231 | #define L1_IWAYS 4 |
---|
| 232 | #define L1_ISETS 64 |
---|
| 233 | |
---|
| 234 | #define L1_DWAYS 4 |
---|
| 235 | #define L1_DSETS 64 |
---|
| 236 | |
---|
[938] | 237 | #define ROM_SOFT_NAME "../../softs/tsar_boot/preloader.elf" |
---|
[450] | 238 | |
---|
| 239 | #define NORTH 0 |
---|
| 240 | #define SOUTH 1 |
---|
| 241 | #define EAST 2 |
---|
| 242 | #define WEST 3 |
---|
| 243 | |
---|
[693] | 244 | #define cluster(x,y) ((y) + ((x) << 4)) |
---|
[450] | 245 | |
---|
| 246 | //////////////////////////////////////////////////////////// |
---|
[718] | 247 | // DEBUG Parameters default values |
---|
[450] | 248 | //////////////////////i///////////////////////////////////// |
---|
| 249 | |
---|
[914] | 250 | #define MAX_FROZEN_CYCLES 1000000 |
---|
[450] | 251 | |
---|
| 252 | ///////////////////////////////////////////////////////// |
---|
| 253 | // Physical segments definition |
---|
| 254 | ///////////////////////////////////////////////////////// |
---|
| 255 | |
---|
[734] | 256 | // All physical segments base addresses and sizes are defined |
---|
| 257 | // in the hard_config.h file. For replicated segments, the |
---|
| 258 | // base address is incremented by a cluster offset: |
---|
| 259 | // offset = cluster(x,y) << (address_width-x_width-y_width); |
---|
[450] | 260 | |
---|
| 261 | //////////////////////////////////////////////////////////////////////// |
---|
| 262 | // SRCID definition |
---|
| 263 | //////////////////////////////////////////////////////////////////////// |
---|
| 264 | // All initiators are in the same indexing space (14 bits). |
---|
| 265 | // The SRCID is structured in two fields: |
---|
[764] | 266 | // - The 8 MSB bits define the cluster index (left aligned) |
---|
| 267 | // - The 6 LSB bits define the local index. |
---|
[718] | 268 | // Two different initiators cannot have the same SRCID, but a given |
---|
| 269 | // initiator can have two alias SRCIDs: |
---|
[972] | 270 | // - Internal initiators (procs, mwmr) are replicated in all clusters, |
---|
[450] | 271 | // and each initiator has one single SRCID. |
---|
[965] | 272 | // - External initiators (disk, cdma) are not replicated, but can be |
---|
[718] | 273 | // accessed in 2 clusters : cluster_iob0 and cluster_iob1. |
---|
[450] | 274 | // They have the same local index, but two different cluster indexes. |
---|
[707] | 275 | // |
---|
[450] | 276 | // As cluster_iob0 and cluster_iob1 contain both internal initiators |
---|
[718] | 277 | // and external initiators, they must have different local indexes. |
---|
[450] | 278 | // Consequence: For a local interconnect, the INI_ID port index |
---|
| 279 | // is NOT equal to the SRCID local index, and the local interconnect |
---|
[718] | 280 | // must make a translation: SRCID => INI_ID |
---|
[450] | 281 | //////////////////////////////////////////////////////////////////////// |
---|
| 282 | |
---|
[550] | 283 | #define PROC_LOCAL_SRCID 0x0 // from 0 to 7 |
---|
[972] | 284 | #define MWMR_LOCAL_SRCID 0x8 |
---|
[550] | 285 | #define IOBX_LOCAL_SRCID 0x9 |
---|
| 286 | #define MEMC_LOCAL_SRCID 0xA |
---|
[718] | 287 | #define CDMA_LOCAL_SRCID 0xB |
---|
[965] | 288 | #define DISK_LOCAL_SRCID 0xC |
---|
[707] | 289 | #define IOPI_LOCAL_SRCID 0xD |
---|
[450] | 290 | |
---|
[550] | 291 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 292 | // TGT_ID and INI_ID port indexing for INT local interconnect |
---|
[550] | 293 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 294 | |
---|
| 295 | #define INT_MEMC_TGT_ID 0 |
---|
| 296 | #define INT_XICU_TGT_ID 1 |
---|
[972] | 297 | #define INT_MWMR_TGT_ID 2 |
---|
[450] | 298 | #define INT_IOBX_TGT_ID 3 |
---|
| 299 | |
---|
| 300 | #define INT_PROC_INI_ID 0 // from 0 to (NB_PROCS_MAX-1) |
---|
[972] | 301 | #define INT_MWMR_INI_ID (NB_PROCS_MAX) |
---|
[450] | 302 | #define INT_IOBX_INI_ID (NB_PROCS_MAX+1) |
---|
| 303 | |
---|
[550] | 304 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 305 | // TGT_ID and INI_ID port indexing for RAM local interconnect |
---|
[550] | 306 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 307 | |
---|
| 308 | #define RAM_XRAM_TGT_ID 0 |
---|
| 309 | |
---|
| 310 | #define RAM_MEMC_INI_ID 0 |
---|
| 311 | #define RAM_IOBX_INI_ID 1 |
---|
| 312 | |
---|
[550] | 313 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 314 | // TGT_ID and INI_ID port indexing for I0X local interconnect |
---|
[550] | 315 | /////////////////////////////////////////////////////////////////////// |
---|
[450] | 316 | |
---|
[718] | 317 | #define IOX_FBUF_TGT_ID 0 |
---|
[965] | 318 | #define IOX_DISK_TGT_ID 1 |
---|
[718] | 319 | #define IOX_MNIC_TGT_ID 2 |
---|
| 320 | #define IOX_CDMA_TGT_ID 3 |
---|
| 321 | #define IOX_BROM_TGT_ID 4 |
---|
| 322 | #define IOX_MTTY_TGT_ID 5 |
---|
| 323 | #define IOX_IOPI_TGT_ID 6 |
---|
| 324 | #define IOX_IOB0_TGT_ID 7 |
---|
| 325 | #define IOX_IOB1_TGT_ID 8 |
---|
[450] | 326 | |
---|
[965] | 327 | #define IOX_DISK_INI_ID 0 |
---|
[718] | 328 | #define IOX_CDMA_INI_ID 1 |
---|
| 329 | #define IOX_IOPI_INI_ID 2 |
---|
| 330 | #define IOX_IOB0_INI_ID 3 |
---|
| 331 | #define IOX_IOB1_INI_ID 4 |
---|
[450] | 332 | |
---|
[550] | 333 | //////////////////////////////////////////////////////////////////////// |
---|
[450] | 334 | int _main(int argc, char *argv[]) |
---|
[550] | 335 | //////////////////////////////////////////////////////////////////////// |
---|
[450] | 336 | { |
---|
| 337 | using namespace sc_core; |
---|
| 338 | using namespace soclib::caba; |
---|
| 339 | using namespace soclib::common; |
---|
| 340 | |
---|
[938] | 341 | char soft_name[256] = ROM_SOFT_NAME; // pathname: binary code |
---|
| 342 | size_t ncycles = 4000000000; // simulated cycles |
---|
[965] | 343 | char disk_name[256] = DISK_IMAGE_NAME; // pathname: disk image |
---|
[966] | 344 | ssize_t threads = 1; // simulator's threads number |
---|
[938] | 345 | bool debug_ok = false; // trace activated |
---|
[1030] | 346 | uint32_t debug_memc_id = 0xFFFFFFFF; // index of traced memc |
---|
| 347 | uint32_t debug_proc_id = 0xFFFFFFFF; // index of traced proc |
---|
[938] | 348 | bool debug_iob = false; // trace iob0 & iob1 when true |
---|
| 349 | uint32_t debug_from = 0; // trace start cycle |
---|
| 350 | uint32_t frozen_cycles = MAX_FROZEN_CYCLES; // monitoring frozen processor |
---|
| 351 | size_t cluster_iob0 = cluster(0,0); // cluster containing IOB0 |
---|
| 352 | size_t cluster_iob1 = cluster(XMAX-1,YMAX-1); // cluster containing IOB1 |
---|
| 353 | size_t x_width = X_WIDTH; // # of bits for x |
---|
| 354 | size_t y_width = Y_WIDTH; // # of bits for y |
---|
| 355 | size_t p_width = P_WIDTH; // # of bits for lpid |
---|
[450] | 356 | |
---|
[981] | 357 | #if USE_OPENMP |
---|
[762] | 358 | size_t simul_period = 1000000; |
---|
| 359 | #else |
---|
| 360 | size_t simul_period = 1; |
---|
| 361 | #endif |
---|
| 362 | |
---|
[607] | 363 | assert( (X_WIDTH == 4) and (Y_WIDTH == 4) and |
---|
| 364 | "ERROR: we must have X_WIDTH == Y_WIDTH == 4"); |
---|
[718] | 365 | |
---|
[818] | 366 | assert( P_WIDTH <= 4 and |
---|
| 367 | "ERROR: we must have P_WIDTH <= 4"); |
---|
[802] | 368 | |
---|
[450] | 369 | ////////////// command line arguments ////////////////////// |
---|
| 370 | if (argc > 1) |
---|
| 371 | { |
---|
| 372 | for (int n = 1; n < argc; n = n + 2) |
---|
| 373 | { |
---|
| 374 | if ((strcmp(argv[n],"-NCYCLES") == 0) && (n+1<argc)) |
---|
| 375 | { |
---|
| 376 | ncycles = atoi(argv[n+1]); |
---|
| 377 | } |
---|
| 378 | else if ((strcmp(argv[n],"-DEBUG") == 0) && (n+1<argc) ) |
---|
| 379 | { |
---|
| 380 | debug_ok = true; |
---|
| 381 | debug_from = atoi(argv[n+1]); |
---|
| 382 | } |
---|
| 383 | else if ((strcmp(argv[n],"-DISK") == 0) && (n+1<argc) ) |
---|
| 384 | { |
---|
| 385 | strcpy(disk_name, argv[n+1]); |
---|
| 386 | } |
---|
| 387 | else if ((strcmp(argv[n],"-MEMCID") == 0) && (n+1<argc) ) |
---|
| 388 | { |
---|
| 389 | debug_memc_id = atoi(argv[n+1]); |
---|
[607] | 390 | size_t x = debug_memc_id >> 4; |
---|
| 391 | size_t y = debug_memc_id & 0xF; |
---|
| 392 | if( (x>=XMAX) || (y>=YMAX) ) |
---|
| 393 | { |
---|
[966] | 394 | std::cout << "MEMCID parameter doesn't fit XMAX/YMAX" << std::endl; |
---|
[914] | 395 | std::cout << " - MEMCID = " << std::hex << debug_memc_id << std::endl; |
---|
| 396 | std::cout << " - XMAX = " << std::hex << XMAX << std::endl; |
---|
| 397 | std::cout << " - YMAX = " << std::hex << YMAX << std::endl; |
---|
[607] | 398 | exit(0); |
---|
| 399 | } |
---|
[450] | 400 | } |
---|
| 401 | else if ((strcmp(argv[n],"-IOB") == 0) && (n+1<argc) ) |
---|
| 402 | { |
---|
| 403 | debug_iob = atoi(argv[n+1]); |
---|
| 404 | } |
---|
| 405 | else if ((strcmp(argv[n],"-PROCID") == 0) && (n+1<argc) ) |
---|
| 406 | { |
---|
[607] | 407 | debug_proc_id = atoi(argv[n+1]); |
---|
[802] | 408 | size_t cluster_xy = debug_proc_id >> P_WIDTH ; |
---|
[607] | 409 | size_t x = cluster_xy >> 4; |
---|
| 410 | size_t y = cluster_xy & 0xF; |
---|
| 411 | if( (x>=XMAX) || (y>=YMAX) ) |
---|
| 412 | { |
---|
| 413 | std::cout << "PROCID parameter does'nt fit XMAX/YMAX" << std::endl; |
---|
[914] | 414 | std::cout << " - PROCID = " << std::hex << debug_proc_id << std::endl; |
---|
| 415 | std::cout << " - XMAX = " << std::hex << XMAX << std::endl; |
---|
| 416 | std::cout << " - YMAX = " << std::hex << YMAX << std::endl; |
---|
[607] | 417 | exit(0); |
---|
| 418 | } |
---|
[450] | 419 | } |
---|
| 420 | else if ((strcmp(argv[n], "-THREADS") == 0) && ((n+1) < argc)) |
---|
| 421 | { |
---|
[966] | 422 | threads = atoi(argv[n+1]); |
---|
| 423 | threads = (threads < 1) ? 1 : threads; |
---|
[450] | 424 | } |
---|
| 425 | else if ((strcmp(argv[n], "-FROZEN") == 0) && (n+1 < argc)) |
---|
| 426 | { |
---|
| 427 | frozen_cycles = atoi(argv[n+1]); |
---|
| 428 | } |
---|
| 429 | else |
---|
| 430 | { |
---|
| 431 | std::cout << " Arguments are (key,value) couples." << std::endl; |
---|
| 432 | std::cout << " The order is not important." << std::endl; |
---|
| 433 | std::cout << " Accepted arguments are :" << std::endl << std::endl; |
---|
[938] | 434 | std::cout << " - NCYCLES number_of_simulated_cycles" << std::endl; |
---|
| 435 | std::cout << " - DEBUG debug_start_cycle" << std::endl; |
---|
| 436 | std::cout << " - THREADS simulator's threads number" << std::endl; |
---|
[1030] | 437 | std::cout << " - FROZEN max_number_of_cycles" << std::endl; |
---|
[938] | 438 | std::cout << " - MEMCID index_memc_to_be_traced" << std::endl; |
---|
| 439 | std::cout << " - PROCID index_proc_to_be_traced" << std::endl; |
---|
| 440 | std::cout << " - IOB non_zero_value" << std::endl; |
---|
[450] | 441 | exit(0); |
---|
| 442 | } |
---|
| 443 | } |
---|
| 444 | } |
---|
| 445 | |
---|
| 446 | // checking hardware parameters |
---|
[607] | 447 | assert( (XMAX <= 16) and |
---|
[972] | 448 | "Error in tsar_generic_iob : XMAX parameter cannot be larger than 16" ); |
---|
[450] | 449 | |
---|
[607] | 450 | assert( (YMAX <= 16) and |
---|
[972] | 451 | "Error in tsar_generic_iob : YMAX parameter cannot be larger than 16" ); |
---|
[450] | 452 | |
---|
[959] | 453 | assert( (NB_PROCS_MAX <= 8) and |
---|
[972] | 454 | "Error in tsar_generic_iob : NB_PROCS_MAX parameter cannot be larger than 8" ); |
---|
[450] | 455 | |
---|
[959] | 456 | assert( (XCU_NB_HWI > NB_PROCS_MAX) and |
---|
[972] | 457 | "Error in tsar_generic_iob : XCU_NB_HWI must be larger than NB_PROCS_MAX" ); |
---|
[959] | 458 | |
---|
| 459 | assert( (XCU_NB_PTI >= NB_PROCS_MAX) and |
---|
[972] | 460 | "Error in tsar_generic_iob : XCU_NB_PTI cannot be smaller than NB_PROCS_MAX" ); |
---|
[959] | 461 | |
---|
| 462 | assert( (XCU_NB_WTI >= 4*NB_PROCS_MAX) and |
---|
[972] | 463 | "Error in tsar_generic_iob : XCU_NB_WTI cannot be smaller than 4*NB_PROCS_MAX" ); |
---|
[959] | 464 | |
---|
| 465 | assert( (XCU_NB_OUT >= 4*NB_PROCS_MAX) and |
---|
[972] | 466 | "Error in tsar_generic_iob : XCU_NB_OUT cannot be smaller than 4*NB_PROCS_MAX" ); |
---|
[959] | 467 | |
---|
[874] | 468 | assert( (NB_TTY_CHANNELS >= 1) and (NB_TTY_CHANNELS <= 16) and |
---|
[972] | 469 | "Error in tsar_generic_iob : NB_TTY_CHANNELS parameter cannot be larger than 16" ); |
---|
[450] | 470 | |
---|
[914] | 471 | assert( (NB_NIC_CHANNELS <= 2) and |
---|
[972] | 472 | "Error in tsar_generic_iob : NB_NIC_CHANNELS parameter cannot be larger than 2" ); |
---|
[450] | 473 | |
---|
[914] | 474 | assert( (NB_CMA_CHANNELS <= 4) and |
---|
[972] | 475 | "Error in tsar_generic_iob : NB_CMA_CHANNELS parameter cannot be larger than 4" ); |
---|
[914] | 476 | |
---|
[966] | 477 | assert( (X_WIDTH == 4) and (Y_WIDTH == 4) and |
---|
[972] | 478 | "Error in tsar_generic_iob : You must have X_WIDTH == Y_WIDTH == 4"); |
---|
[966] | 479 | |
---|
[972] | 480 | assert( ((USE_MWR_CPY + USE_MWR_GCD + USE_MWR_DCT) == 1) and |
---|
| 481 | "Error in tsar_generic_iob : No MWR coprocessor found in hard_config.h"); |
---|
| 482 | |
---|
| 483 | assert( ((USE_IOC_HBA + USE_IOC_BDV + USE_IOC_SDC) == 1) and |
---|
| 484 | "Error in tsar_generic_iob : NoIOC controller found in hard_config.h"); |
---|
| 485 | |
---|
[707] | 486 | std::cout << std::endl << std::dec |
---|
| 487 | << " - XMAX = " << XMAX << std::endl |
---|
| 488 | << " - YMAX = " << YMAX << std::endl |
---|
[802] | 489 | << " - NB_PROCS_MAX = " << NB_PROCS_MAX << std::endl |
---|
[710] | 490 | << " - NB_TTY_CHANNELS = " << NB_TTY_CHANNELS << std::endl |
---|
[707] | 491 | << " - NB_NIC_CHANNELS = " << NB_NIC_CHANNELS << std::endl |
---|
[914] | 492 | << " - NB_CMA_CHANNELS = " << NB_CMA_CHANNELS << std::endl |
---|
[707] | 493 | << " - MEMC_WAYS = " << MEMC_WAYS << std::endl |
---|
| 494 | << " - MEMC_SETS = " << MEMC_SETS << std::endl |
---|
| 495 | << " - RAM_LATENCY = " << XRAM_LATENCY << std::endl |
---|
| 496 | << " - MAX_FROZEN = " << frozen_cycles << std::endl |
---|
[914] | 497 | << " - NCYCLES = " << ncycles << std::endl |
---|
[966] | 498 | << " - SOFT_FILENAME = " << soft_name << std::endl |
---|
| 499 | << " - DISK_IMAGENAME = " << disk_name << std::endl |
---|
| 500 | << " - OPENMP THREADS = " << threads << std::endl |
---|
[707] | 501 | << " - DEBUG_PROCID = " << debug_proc_id << std::endl |
---|
[1030] | 502 | << " - DEBUG_MEMCID = " << debug_memc_id << std::endl; |
---|
[450] | 503 | |
---|
| 504 | std::cout << std::endl; |
---|
| 505 | |
---|
[981] | 506 | #if USE_OPENMP |
---|
[450] | 507 | omp_set_dynamic(false); |
---|
[966] | 508 | omp_set_num_threads(threads); |
---|
[450] | 509 | std::cerr << "Built with openmp version " << _OPENMP << std::endl; |
---|
| 510 | #endif |
---|
| 511 | |
---|
| 512 | // Define VciParams objects |
---|
| 513 | typedef soclib::caba::VciParams<vci_cell_width_int, |
---|
| 514 | vci_plen_width, |
---|
| 515 | vci_address_width, |
---|
| 516 | vci_rerror_width, |
---|
| 517 | vci_clen_width, |
---|
| 518 | vci_rflag_width, |
---|
| 519 | vci_srcid_width, |
---|
| 520 | vci_pktid_width, |
---|
| 521 | vci_trdid_width, |
---|
| 522 | vci_wrplen_width> vci_param_int; |
---|
| 523 | |
---|
| 524 | typedef soclib::caba::VciParams<vci_cell_width_ext, |
---|
| 525 | vci_plen_width, |
---|
| 526 | vci_address_width, |
---|
[718] | 527 | vci_rerror_width, |
---|
[450] | 528 | vci_clen_width, |
---|
| 529 | vci_rflag_width, |
---|
| 530 | vci_srcid_width, |
---|
| 531 | vci_pktid_width, |
---|
| 532 | vci_trdid_width, |
---|
| 533 | vci_wrplen_width> vci_param_ext; |
---|
| 534 | |
---|
| 535 | ///////////////////////////////////////////////////////////////////// |
---|
| 536 | // INT network mapping table |
---|
| 537 | // - two levels address decoding for commands |
---|
| 538 | // - two levels srcid decoding for responses |
---|
[972] | 539 | // - NB_PROCS_MAX + 2 (MWMR, IOBX) local initiators per cluster |
---|
| 540 | // - 4 local targets (MEMC, XICU, MWMR, IOBX) per cluster |
---|
[450] | 541 | ///////////////////////////////////////////////////////////////////// |
---|
[718] | 542 | MappingTable maptab_int( vci_address_width, |
---|
| 543 | IntTab(x_width + y_width, 16 - x_width - y_width), |
---|
| 544 | IntTab(x_width + y_width, vci_srcid_width - x_width - y_width), |
---|
[450] | 545 | 0x00FF000000); |
---|
| 546 | |
---|
| 547 | for (size_t x = 0; x < XMAX; x++) |
---|
| 548 | { |
---|
| 549 | for (size_t y = 0; y < YMAX; y++) |
---|
| 550 | { |
---|
[718] | 551 | uint64_t offset = ((uint64_t)cluster(x,y)) |
---|
[450] | 552 | << (vci_address_width-x_width-y_width); |
---|
[550] | 553 | bool config = true; |
---|
| 554 | bool cacheable = true; |
---|
[450] | 555 | |
---|
| 556 | // the four following segments are defined in all clusters |
---|
| 557 | |
---|
| 558 | std::ostringstream smemc_conf; |
---|
| 559 | smemc_conf << "int_seg_memc_conf_" << x << "_" << y; |
---|
[718] | 560 | maptab_int.add(Segment(smemc_conf.str(), SEG_MMC_BASE+offset, SEG_MMC_SIZE, |
---|
| 561 | IntTab(cluster(x,y), INT_MEMC_TGT_ID), not cacheable, config )); |
---|
[450] | 562 | |
---|
| 563 | std::ostringstream smemc_xram; |
---|
| 564 | smemc_xram << "int_seg_memc_xram_" << x << "_" << y; |
---|
[718] | 565 | maptab_int.add(Segment(smemc_xram.str(), SEG_RAM_BASE+offset, SEG_RAM_SIZE, |
---|
| 566 | IntTab(cluster(x,y), INT_MEMC_TGT_ID), cacheable)); |
---|
[450] | 567 | |
---|
| 568 | std::ostringstream sxicu; |
---|
| 569 | sxicu << "int_seg_xicu_" << x << "_" << y; |
---|
[718] | 570 | maptab_int.add(Segment(sxicu.str(), SEG_XCU_BASE+offset, SEG_XCU_SIZE, |
---|
| 571 | IntTab(cluster(x,y), INT_XICU_TGT_ID), not cacheable)); |
---|
[450] | 572 | |
---|
[972] | 573 | std::ostringstream smwmr; |
---|
| 574 | smwmr << "int_seg_mwmr_" << x << "_" << y; |
---|
| 575 | maptab_int.add(Segment(smwmr.str(), SEG_MWR_BASE+offset, SEG_MWR_SIZE, |
---|
| 576 | IntTab(cluster(x,y), INT_MWMR_TGT_ID), not cacheable)); |
---|
[450] | 577 | |
---|
| 578 | // the following segments are only defined in cluster_iob0 or in cluster_iob1 |
---|
| 579 | |
---|
[718] | 580 | if ( (cluster(x,y) == cluster_iob0) or (cluster(x,y) == cluster_iob1) ) |
---|
[450] | 581 | { |
---|
| 582 | std::ostringstream siobx; |
---|
| 583 | siobx << "int_seg_iobx_" << x << "_" << y; |
---|
[718] | 584 | maptab_int.add(Segment(siobx.str(), SEG_IOB_BASE+offset, SEG_IOB_SIZE, |
---|
[550] | 585 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable, config )); |
---|
[450] | 586 | |
---|
| 587 | std::ostringstream stty; |
---|
| 588 | stty << "int_seg_mtty_" << x << "_" << y; |
---|
[718] | 589 | maptab_int.add(Segment(stty.str(), SEG_TTY_BASE+offset, SEG_TTY_SIZE, |
---|
[550] | 590 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[450] | 591 | |
---|
| 592 | std::ostringstream sfbf; |
---|
| 593 | sfbf << "int_seg_fbuf_" << x << "_" << y; |
---|
[718] | 594 | maptab_int.add(Segment(sfbf.str(), SEG_FBF_BASE+offset, SEG_FBF_SIZE, |
---|
[550] | 595 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[450] | 596 | |
---|
[965] | 597 | std::ostringstream sdsk; |
---|
| 598 | sdsk << "int_seg_disk_" << x << "_" << y; |
---|
| 599 | maptab_int.add(Segment(sdsk.str(), SEG_IOC_BASE+offset, SEG_IOC_SIZE, |
---|
[550] | 600 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[450] | 601 | |
---|
| 602 | std::ostringstream snic; |
---|
| 603 | snic << "int_seg_mnic_" << x << "_" << y; |
---|
[718] | 604 | maptab_int.add(Segment(snic.str(), SEG_NIC_BASE+offset, SEG_NIC_SIZE, |
---|
[550] | 605 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[450] | 606 | |
---|
| 607 | std::ostringstream srom; |
---|
| 608 | srom << "int_seg_brom_" << x << "_" << y; |
---|
[718] | 609 | maptab_int.add(Segment(srom.str(), SEG_ROM_BASE+offset, SEG_ROM_SIZE, |
---|
[550] | 610 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), cacheable )); |
---|
[450] | 611 | |
---|
| 612 | std::ostringstream sdma; |
---|
| 613 | sdma << "int_seg_cdma_" << x << "_" << y; |
---|
[718] | 614 | maptab_int.add(Segment(sdma.str(), SEG_CMA_BASE+offset, SEG_CMA_SIZE, |
---|
[550] | 615 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[707] | 616 | |
---|
| 617 | std::ostringstream spic; |
---|
| 618 | spic << "int_seg_iopi_" << x << "_" << y; |
---|
[718] | 619 | maptab_int.add(Segment(spic.str(), SEG_PIC_BASE+offset, SEG_PIC_SIZE, |
---|
[707] | 620 | IntTab(cluster(x,y), INT_IOBX_TGT_ID), not cacheable)); |
---|
[450] | 621 | } |
---|
| 622 | |
---|
| 623 | // This define the mapping between the SRCIDs |
---|
| 624 | // and the port index on the local interconnect. |
---|
| 625 | |
---|
[972] | 626 | maptab_int.srcid_map( IntTab( cluster(x,y), MWMR_LOCAL_SRCID ), |
---|
| 627 | IntTab( cluster(x,y), INT_MWMR_INI_ID ) ); |
---|
[450] | 628 | |
---|
[550] | 629 | maptab_int.srcid_map( IntTab( cluster(x,y), IOBX_LOCAL_SRCID ), |
---|
| 630 | IntTab( cluster(x,y), INT_IOBX_INI_ID ) ); |
---|
[450] | 631 | |
---|
[707] | 632 | maptab_int.srcid_map( IntTab( cluster(x,y), IOPI_LOCAL_SRCID ), |
---|
| 633 | IntTab( cluster(x,y), INT_IOBX_INI_ID ) ); |
---|
| 634 | |
---|
[802] | 635 | for ( size_t p = 0 ; p < NB_PROCS_MAX; p++ ) |
---|
[718] | 636 | maptab_int.srcid_map( IntTab( cluster(x,y), PROC_LOCAL_SRCID+p ), |
---|
[550] | 637 | IntTab( cluster(x,y), INT_PROC_INI_ID+p ) ); |
---|
[450] | 638 | } |
---|
| 639 | } |
---|
| 640 | std::cout << "INT network " << maptab_int << std::endl; |
---|
| 641 | |
---|
| 642 | ///////////////////////////////////////////////////////////////////////// |
---|
[718] | 643 | // RAM network mapping table |
---|
[450] | 644 | // - two levels address decoding for commands |
---|
| 645 | // - two levels srcid decoding for responses |
---|
[718] | 646 | // - 2 local initiators (MEMC, IOBX) per cluster |
---|
[450] | 647 | // (IOBX component only in cluster_iob0 and cluster_iob1) |
---|
| 648 | // - 1 local target (XRAM) per cluster |
---|
| 649 | //////////////////////////////////////////////////////////////////////// |
---|
| 650 | MappingTable maptab_ram( vci_address_width, |
---|
[718] | 651 | IntTab(x_width+y_width, 0), |
---|
| 652 | IntTab(x_width+y_width, vci_srcid_width - x_width - y_width), |
---|
[450] | 653 | 0x00FF000000); |
---|
| 654 | |
---|
| 655 | for (size_t x = 0; x < XMAX; x++) |
---|
| 656 | { |
---|
| 657 | for (size_t y = 0; y < YMAX ; y++) |
---|
[718] | 658 | { |
---|
| 659 | uint64_t offset = ((uint64_t)cluster(x,y)) |
---|
[450] | 660 | << (vci_address_width-x_width-y_width); |
---|
| 661 | |
---|
| 662 | std::ostringstream sxram; |
---|
| 663 | sxram << "ext_seg_xram_" << x << "_" << y; |
---|
[718] | 664 | maptab_ram.add(Segment(sxram.str(), SEG_RAM_BASE+offset, |
---|
| 665 | SEG_RAM_SIZE, IntTab(cluster(x,y), RAM_XRAM_TGT_ID), false)); |
---|
[450] | 666 | } |
---|
| 667 | } |
---|
| 668 | |
---|
[550] | 669 | // This define the mapping between the initiators SRCID |
---|
| 670 | // and the port index on the RAM local interconnect. |
---|
[718] | 671 | // External initiator have two alias SRCID (iob0 / iob1) |
---|
[450] | 672 | |
---|
[718] | 673 | maptab_ram.srcid_map( IntTab( cluster_iob0, CDMA_LOCAL_SRCID ), |
---|
[550] | 674 | IntTab( cluster_iob0, RAM_IOBX_INI_ID ) ); |
---|
[450] | 675 | |
---|
[718] | 676 | maptab_ram.srcid_map( IntTab( cluster_iob1, CDMA_LOCAL_SRCID ), |
---|
[550] | 677 | IntTab( cluster_iob1, RAM_IOBX_INI_ID ) ); |
---|
[450] | 678 | |
---|
[965] | 679 | maptab_ram.srcid_map( IntTab( cluster_iob0, DISK_LOCAL_SRCID ), |
---|
[550] | 680 | IntTab( cluster_iob0, RAM_IOBX_INI_ID ) ); |
---|
[450] | 681 | |
---|
[965] | 682 | maptab_ram.srcid_map( IntTab( cluster_iob1, DISK_LOCAL_SRCID ), |
---|
[550] | 683 | IntTab( cluster_iob1, RAM_IOBX_INI_ID ) ); |
---|
| 684 | |
---|
[718] | 685 | maptab_ram.srcid_map( IntTab( cluster_iob0, IOPI_LOCAL_SRCID ), |
---|
| 686 | IntTab( cluster_iob0, RAM_IOBX_INI_ID ) ); |
---|
| 687 | |
---|
| 688 | maptab_ram.srcid_map( IntTab( cluster_iob1, IOPI_LOCAL_SRCID ), |
---|
| 689 | IntTab( cluster_iob1, RAM_IOBX_INI_ID ) ); |
---|
| 690 | |
---|
| 691 | maptab_ram.srcid_map( IntTab( cluster_iob0, MEMC_LOCAL_SRCID ), |
---|
| 692 | IntTab( cluster_iob0, RAM_MEMC_INI_ID ) ); |
---|
| 693 | |
---|
| 694 | maptab_ram.srcid_map( IntTab( cluster_iob1, MEMC_LOCAL_SRCID ), |
---|
[550] | 695 | IntTab( cluster_iob1, RAM_MEMC_INI_ID ) ); |
---|
| 696 | |
---|
[450] | 697 | std::cout << "RAM network " << maptab_ram << std::endl; |
---|
| 698 | |
---|
| 699 | /////////////////////////////////////////////////////////////////////// |
---|
[718] | 700 | // IOX network mapping table |
---|
| 701 | // - two levels address decoding for commands (9, 7) bits |
---|
[450] | 702 | // - two levels srcid decoding for responses |
---|
[965] | 703 | // - 5 initiators (IOB0, IOB1, DISK, CDMA, IOPI) |
---|
| 704 | // - 9 targets (IOB0, IOB1, DISK, CDMA, MTTY, FBUF, BROM, MNIC, IOPI) |
---|
[718] | 705 | // |
---|
| 706 | // Address bit 32 is used to determine if a command must be routed to |
---|
| 707 | // IOB0 or IOB1. |
---|
[450] | 708 | /////////////////////////////////////////////////////////////////////// |
---|
[718] | 709 | MappingTable maptab_iox( |
---|
| 710 | vci_address_width, |
---|
| 711 | IntTab(x_width + y_width - 1, 16 - x_width - y_width + 1), |
---|
| 712 | IntTab(x_width + y_width , vci_param_ext::S - x_width - y_width), |
---|
| 713 | 0x00FF000000); |
---|
[450] | 714 | |
---|
[707] | 715 | // External peripherals segments |
---|
[718] | 716 | // When there is more than one cluster, external peripherals can be accessed |
---|
[707] | 717 | // through two segments, depending on the used IOB (IOB0 or IOB1). |
---|
[718] | 718 | |
---|
| 719 | const uint64_t iob0_base = ((uint64_t)cluster_iob0) |
---|
| 720 | << (vci_address_width - x_width - y_width); |
---|
| 721 | |
---|
| 722 | maptab_iox.add(Segment("iox_seg_mtty_0", SEG_TTY_BASE + iob0_base, SEG_TTY_SIZE, |
---|
| 723 | IntTab(0, IOX_MTTY_TGT_ID), false)); |
---|
| 724 | maptab_iox.add(Segment("iox_seg_fbuf_0", SEG_FBF_BASE + iob0_base, SEG_FBF_SIZE, |
---|
| 725 | IntTab(0, IOX_FBUF_TGT_ID), false)); |
---|
[965] | 726 | maptab_iox.add(Segment("iox_seg_disk_0", SEG_IOC_BASE + iob0_base, SEG_IOC_SIZE, |
---|
| 727 | IntTab(0, IOX_DISK_TGT_ID), false)); |
---|
[718] | 728 | maptab_iox.add(Segment("iox_seg_mnic_0", SEG_NIC_BASE + iob0_base, SEG_NIC_SIZE, |
---|
| 729 | IntTab(0, IOX_MNIC_TGT_ID), false)); |
---|
| 730 | maptab_iox.add(Segment("iox_seg_cdma_0", SEG_CMA_BASE + iob0_base, SEG_CMA_SIZE, |
---|
| 731 | IntTab(0, IOX_CDMA_TGT_ID), false)); |
---|
| 732 | maptab_iox.add(Segment("iox_seg_brom_0", SEG_ROM_BASE + iob0_base, SEG_ROM_SIZE, |
---|
| 733 | IntTab(0, IOX_BROM_TGT_ID), false)); |
---|
| 734 | maptab_iox.add(Segment("iox_seg_iopi_0", SEG_PIC_BASE + iob0_base, SEG_PIC_SIZE, |
---|
| 735 | IntTab(0, IOX_IOPI_TGT_ID), false)); |
---|
| 736 | |
---|
[707] | 737 | if ( cluster_iob0 != cluster_iob1 ) |
---|
| 738 | { |
---|
[718] | 739 | const uint64_t iob1_base = ((uint64_t)cluster_iob1) |
---|
| 740 | << (vci_address_width - x_width - y_width); |
---|
| 741 | |
---|
| 742 | maptab_iox.add(Segment("iox_seg_mtty_1", SEG_TTY_BASE + iob1_base, SEG_TTY_SIZE, |
---|
| 743 | IntTab(0, IOX_MTTY_TGT_ID), false)); |
---|
| 744 | maptab_iox.add(Segment("iox_seg_fbuf_1", SEG_FBF_BASE + iob1_base, SEG_FBF_SIZE, |
---|
| 745 | IntTab(0, IOX_FBUF_TGT_ID), false)); |
---|
[965] | 746 | maptab_iox.add(Segment("iox_seg_disk_1", SEG_IOC_BASE + iob1_base, SEG_IOC_SIZE, |
---|
| 747 | IntTab(0, IOX_DISK_TGT_ID), false)); |
---|
[718] | 748 | maptab_iox.add(Segment("iox_seg_mnic_1", SEG_NIC_BASE + iob1_base, SEG_NIC_SIZE, |
---|
| 749 | IntTab(0, IOX_MNIC_TGT_ID), false)); |
---|
| 750 | maptab_iox.add(Segment("iox_seg_cdma_1", SEG_CMA_BASE + iob1_base, SEG_CMA_SIZE, |
---|
| 751 | IntTab(0, IOX_CDMA_TGT_ID), false)); |
---|
| 752 | maptab_iox.add(Segment("iox_seg_brom_1", SEG_ROM_BASE + iob1_base, SEG_ROM_SIZE, |
---|
| 753 | IntTab(0, IOX_BROM_TGT_ID), false)); |
---|
| 754 | maptab_iox.add(Segment("iox_seg_iopi_1", SEG_PIC_BASE + iob1_base, SEG_PIC_SIZE, |
---|
| 755 | IntTab(0, IOX_IOPI_TGT_ID), false)); |
---|
[707] | 756 | } |
---|
[450] | 757 | |
---|
[718] | 758 | // If there is more than one cluster, external peripherals |
---|
[707] | 759 | // can access RAM through two segments (IOB0 / IOB1). |
---|
| 760 | // As IOMMU is not activated, addresses are 40 bits (physical addresses), |
---|
[718] | 761 | // and the choice depends on address bit A[32]. |
---|
[450] | 762 | for (size_t x = 0; x < XMAX; x++) |
---|
| 763 | { |
---|
| 764 | for (size_t y = 0; y < YMAX ; y++) |
---|
[718] | 765 | { |
---|
| 766 | const bool wti = true; |
---|
| 767 | const bool cacheable = true; |
---|
[450] | 768 | |
---|
[718] | 769 | const uint64_t offset = ((uint64_t)cluster(x,y)) |
---|
| 770 | << (vci_address_width-x_width-y_width); |
---|
| 771 | |
---|
| 772 | const uint64_t xicu_base = SEG_XCU_BASE + offset; |
---|
| 773 | |
---|
| 774 | if ( (y & 0x1) == 0 ) // use IOB0 |
---|
[450] | 775 | { |
---|
[718] | 776 | std::ostringstream sxcu0; |
---|
| 777 | sxcu0 << "iox_seg_xcu0_" << x << "_" << y; |
---|
| 778 | maptab_iox.add(Segment(sxcu0.str(), xicu_base, SEG_XCU_SIZE, |
---|
| 779 | IntTab(0, IOX_IOB0_TGT_ID), not cacheable, wti)); |
---|
| 780 | |
---|
| 781 | std::ostringstream siob0; |
---|
| 782 | siob0 << "iox_seg_ram0_" << x << "_" << y; |
---|
| 783 | maptab_iox.add(Segment(siob0.str(), offset, SEG_XCU_BASE, |
---|
| 784 | IntTab(0, IOX_IOB0_TGT_ID), not cacheable, not wti)); |
---|
[707] | 785 | } |
---|
[718] | 786 | else // USE IOB1 |
---|
[707] | 787 | { |
---|
[718] | 788 | std::ostringstream sxcu1; |
---|
| 789 | sxcu1 << "iox_seg_xcu1_" << x << "_" << y; |
---|
| 790 | maptab_iox.add(Segment(sxcu1.str(), xicu_base, SEG_XCU_SIZE, |
---|
| 791 | IntTab(0, IOX_IOB1_TGT_ID), not cacheable, wti)); |
---|
| 792 | |
---|
| 793 | std::ostringstream siob1; |
---|
| 794 | siob1 << "iox_seg_ram1_" << x << "_" << y; |
---|
| 795 | maptab_iox.add(Segment(siob1.str(), offset, SEG_XCU_BASE, |
---|
| 796 | IntTab(0, IOX_IOB1_TGT_ID), not cacheable, not wti)); |
---|
[450] | 797 | } |
---|
| 798 | } |
---|
| 799 | } |
---|
| 800 | |
---|
[707] | 801 | // This define the mapping between the external initiators (SRCID) |
---|
[450] | 802 | // and the port index on the IOX local interconnect. |
---|
[550] | 803 | |
---|
[718] | 804 | maptab_iox.srcid_map( IntTab( 0, CDMA_LOCAL_SRCID ) , |
---|
| 805 | IntTab( 0, IOX_CDMA_INI_ID ) ); |
---|
[965] | 806 | maptab_iox.srcid_map( IntTab( 0, DISK_LOCAL_SRCID ) , |
---|
| 807 | IntTab( 0, IOX_DISK_INI_ID ) ); |
---|
[718] | 808 | maptab_iox.srcid_map( IntTab( 0, IOPI_LOCAL_SRCID ) , |
---|
| 809 | IntTab( 0, IOX_IOPI_INI_ID ) ); |
---|
| 810 | maptab_iox.srcid_map( IntTab( 0, IOX_IOB0_INI_ID ) , |
---|
| 811 | IntTab( 0, IOX_IOB0_INI_ID ) ); |
---|
| 812 | |
---|
[707] | 813 | if ( cluster_iob0 != cluster_iob1 ) |
---|
| 814 | { |
---|
[718] | 815 | maptab_iox.srcid_map( IntTab( 0, IOX_IOB1_INI_ID ) , |
---|
| 816 | IntTab( 0, IOX_IOB1_INI_ID ) ); |
---|
[707] | 817 | } |
---|
[550] | 818 | |
---|
[450] | 819 | std::cout << "IOX network " << maptab_iox << std::endl; |
---|
| 820 | |
---|
| 821 | //////////////////// |
---|
| 822 | // Signals |
---|
| 823 | /////////////////// |
---|
| 824 | |
---|
[550] | 825 | sc_clock signal_clk("clk"); |
---|
| 826 | sc_signal<bool> signal_resetn("resetn"); |
---|
[450] | 827 | |
---|
[584] | 828 | sc_signal<bool> signal_irq_false; |
---|
[965] | 829 | sc_signal<bool> signal_irq_disk; |
---|
[874] | 830 | sc_signal<bool> signal_irq_mtty_rx[NB_TTY_CHANNELS]; |
---|
[550] | 831 | sc_signal<bool> signal_irq_mnic_rx[NB_NIC_CHANNELS]; |
---|
| 832 | sc_signal<bool> signal_irq_mnic_tx[NB_NIC_CHANNELS]; |
---|
[707] | 833 | sc_signal<bool> signal_irq_cdma[NB_CMA_CHANNELS]; |
---|
[450] | 834 | |
---|
| 835 | // VCI signals for IOX network |
---|
[550] | 836 | VciSignals<vci_param_ext> signal_vci_ini_iob0("signal_vci_ini_iob0"); |
---|
| 837 | VciSignals<vci_param_ext> signal_vci_ini_iob1("signal_vci_ini_iob1"); |
---|
[965] | 838 | VciSignals<vci_param_ext> signal_vci_ini_disk("signal_vci_ini_disk"); |
---|
[550] | 839 | VciSignals<vci_param_ext> signal_vci_ini_cdma("signal_vci_ini_cdma"); |
---|
[707] | 840 | VciSignals<vci_param_ext> signal_vci_ini_iopi("signal_vci_ini_iopi"); |
---|
[450] | 841 | |
---|
[550] | 842 | VciSignals<vci_param_ext> signal_vci_tgt_iob0("signal_vci_tgt_iob0"); |
---|
| 843 | VciSignals<vci_param_ext> signal_vci_tgt_iob1("signal_vci_tgt_iob1"); |
---|
| 844 | VciSignals<vci_param_ext> signal_vci_tgt_mtty("signal_vci_tgt_mtty"); |
---|
| 845 | VciSignals<vci_param_ext> signal_vci_tgt_fbuf("signal_vci_tgt_fbuf"); |
---|
| 846 | VciSignals<vci_param_ext> signal_vci_tgt_mnic("signal_vci_tgt_mnic"); |
---|
| 847 | VciSignals<vci_param_ext> signal_vci_tgt_brom("signal_vci_tgt_brom"); |
---|
[965] | 848 | VciSignals<vci_param_ext> signal_vci_tgt_disk("signal_vci_tgt_disk"); |
---|
[550] | 849 | VciSignals<vci_param_ext> signal_vci_tgt_cdma("signal_vci_tgt_cdma"); |
---|
[953] | 850 | VciSignals<vci_param_ext> signal_vci_tgt_iopi("signal_vci_tgt_iopi"); |
---|
[450] | 851 | |
---|
[1002] | 852 | // Horizontal inter-clusters INT_CMD DSPIN |
---|
| 853 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cmd_h_inc = |
---|
| 854 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cmd_h_inc", XMAX-1, YMAX); |
---|
| 855 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cmd_h_dec = |
---|
| 856 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cmd_h_dec", XMAX-1, YMAX); |
---|
[450] | 857 | |
---|
[1002] | 858 | // Horizontal inter-clusters INT_RSP DSPIN |
---|
| 859 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_rsp_h_inc = |
---|
| 860 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_rsp_h_inc", XMAX-1, YMAX); |
---|
| 861 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_rsp_h_dec = |
---|
| 862 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_rsp_h_dec", XMAX-1, YMAX); |
---|
[450] | 863 | |
---|
[1002] | 864 | // Horizontal inter-clusters INT_M2P DSPIN |
---|
| 865 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_m2p_h_inc = |
---|
| 866 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_m2p_h_inc", XMAX-1, YMAX); |
---|
| 867 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_m2p_h_dec = |
---|
| 868 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_m2p_h_dec", XMAX-1, YMAX); |
---|
[450] | 869 | |
---|
[1002] | 870 | // Horizontal inter-clusters INT_P2M DSPIN |
---|
| 871 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_p2m_h_inc = |
---|
| 872 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_p2m_h_inc", XMAX-1, YMAX); |
---|
| 873 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_p2m_h_dec = |
---|
| 874 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_p2m_h_dec", XMAX-1, YMAX); |
---|
[450] | 875 | |
---|
[1002] | 876 | // Horizontal inter-clusters INT_CLA DSPIN |
---|
| 877 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cla_h_inc = |
---|
| 878 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cla_h_inc", XMAX-1, YMAX); |
---|
| 879 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cla_h_dec = |
---|
| 880 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cla_h_dec", XMAX-1, YMAX); |
---|
| 881 | |
---|
| 882 | |
---|
| 883 | // Vertical inter-clusters INT_CMD DSPIN |
---|
| 884 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cmd_v_inc = |
---|
| 885 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cmd_v_inc", XMAX, YMAX-1); |
---|
| 886 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cmd_v_dec = |
---|
| 887 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cmd_v_dec", XMAX, YMAX-1); |
---|
| 888 | |
---|
| 889 | // Vertical inter-clusters INT_RSP DSPIN |
---|
| 890 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_rsp_v_inc = |
---|
| 891 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_rsp_v_inc", XMAX, YMAX-1); |
---|
| 892 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_rsp_v_dec = |
---|
| 893 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_rsp_v_dec", XMAX, YMAX-1); |
---|
| 894 | |
---|
| 895 | // Vertical inter-clusters INT_M2P DSPIN |
---|
| 896 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_m2p_v_inc = |
---|
| 897 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_m2p_v_inc", XMAX, YMAX-1); |
---|
| 898 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_m2p_v_dec = |
---|
| 899 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_m2p_v_dec", XMAX, YMAX-1); |
---|
| 900 | |
---|
| 901 | // Vertical inter-clusters INT_P2M DSPIN |
---|
| 902 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_p2m_v_inc = |
---|
| 903 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_p2m_v_inc", XMAX, YMAX-1); |
---|
| 904 | DspinSignals<dspin_int_rsp_width>** signal_dspin_int_p2m_v_dec = |
---|
| 905 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_int_p2m_v_dec", XMAX, YMAX-1); |
---|
| 906 | |
---|
| 907 | // Vertical inter-clusters INT_CLA DSPIN |
---|
| 908 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cla_v_inc = |
---|
| 909 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cla_v_inc", XMAX, YMAX-1); |
---|
| 910 | DspinSignals<dspin_int_cmd_width>** signal_dspin_int_cla_v_dec = |
---|
| 911 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_int_cla_v_dec", XMAX, YMAX-1); |
---|
| 912 | |
---|
| 913 | |
---|
| 914 | // Mesh boundaries INT_CMD DSPIN |
---|
| 915 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_cmd_in = |
---|
| 916 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_cmd_in", XMAX, YMAX, 4); |
---|
| 917 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_cmd_out = |
---|
| 918 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_cmd_out", XMAX, YMAX, 4); |
---|
| 919 | |
---|
| 920 | // Mesh boundaries INT_RSP DSPIN |
---|
| 921 | DspinSignals<dspin_int_rsp_width>*** signal_dspin_false_int_rsp_in = |
---|
| 922 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_false_int_rsp_in", XMAX, YMAX, 4); |
---|
| 923 | DspinSignals<dspin_int_rsp_width>*** signal_dspin_false_int_rsp_out = |
---|
| 924 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_false_int_rsp_out", XMAX, YMAX, 4); |
---|
| 925 | |
---|
| 926 | // Mesh boundaries INT_M2P DSPIN |
---|
| 927 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_m2p_in = |
---|
| 928 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_m2p_in", XMAX, YMAX, 4); |
---|
| 929 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_m2p_out = |
---|
| 930 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_m2P_out", XMAX, YMAX, 4); |
---|
| 931 | |
---|
| 932 | // Mesh boundaries INT_P2M DSPIN |
---|
| 933 | DspinSignals<dspin_int_rsp_width>*** signal_dspin_false_int_p2m_in = |
---|
| 934 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_false_int_p2m_in", XMAX, YMAX, 4); |
---|
| 935 | DspinSignals<dspin_int_rsp_width>*** signal_dspin_false_int_p2m_out = |
---|
| 936 | alloc_elems<DspinSignals<dspin_int_rsp_width> >("signal_dspin_false_int_p2m_out", XMAX, YMAX, 4); |
---|
| 937 | |
---|
| 938 | // Mesh boundaries INT_CLA DSPIN |
---|
| 939 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_cla_in = |
---|
| 940 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_cla_in", XMAX, YMAX, 4); |
---|
| 941 | DspinSignals<dspin_int_cmd_width>*** signal_dspin_false_int_cla_out = |
---|
| 942 | alloc_elems<DspinSignals<dspin_int_cmd_width> >("signal_dspin_false_int_cla_out", XMAX, YMAX, 4); |
---|
| 943 | |
---|
| 944 | |
---|
| 945 | // Horizontal inter-clusters RAM_CMD DSPIN |
---|
[450] | 946 | DspinSignals<dspin_ram_cmd_width>** signal_dspin_ram_cmd_h_inc = |
---|
| 947 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_ram_cmd_h_inc", XMAX-1, YMAX); |
---|
| 948 | DspinSignals<dspin_ram_cmd_width>** signal_dspin_ram_cmd_h_dec = |
---|
| 949 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_ram_cmd_h_dec", XMAX-1, YMAX); |
---|
[1002] | 950 | |
---|
| 951 | // Horizontal inter-clusters RAM_RSP DSPIN |
---|
[450] | 952 | DspinSignals<dspin_ram_rsp_width>** signal_dspin_ram_rsp_h_inc = |
---|
| 953 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_ram_rsp_h_inc", XMAX-1, YMAX); |
---|
| 954 | DspinSignals<dspin_ram_rsp_width>** signal_dspin_ram_rsp_h_dec = |
---|
| 955 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_ram_rsp_h_dec", XMAX-1, YMAX); |
---|
| 956 | |
---|
[1002] | 957 | // Vertical inter-clusters RAM_CMD DSPIN |
---|
[450] | 958 | DspinSignals<dspin_ram_cmd_width>** signal_dspin_ram_cmd_v_inc = |
---|
| 959 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_ram_cmd_v_inc", XMAX, YMAX-1); |
---|
| 960 | DspinSignals<dspin_ram_cmd_width>** signal_dspin_ram_cmd_v_dec = |
---|
| 961 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_ram_cmd_v_dec", XMAX, YMAX-1); |
---|
[1002] | 962 | |
---|
| 963 | // Vertical inter-clusters RAM_RSP DSPIN |
---|
[450] | 964 | DspinSignals<dspin_ram_rsp_width>** signal_dspin_ram_rsp_v_inc = |
---|
| 965 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_ram_rsp_v_inc", XMAX, YMAX-1); |
---|
| 966 | DspinSignals<dspin_ram_rsp_width>** signal_dspin_ram_rsp_v_dec = |
---|
| 967 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_ram_rsp_v_dec", XMAX, YMAX-1); |
---|
| 968 | |
---|
[1002] | 969 | // Mesh boundaries RAM_CMD DSPIN |
---|
[450] | 970 | DspinSignals<dspin_ram_cmd_width>*** signal_dspin_false_ram_cmd_in = |
---|
| 971 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_false_ram_cmd_in", XMAX, YMAX, 4); |
---|
| 972 | DspinSignals<dspin_ram_cmd_width>*** signal_dspin_false_ram_cmd_out = |
---|
| 973 | alloc_elems<DspinSignals<dspin_ram_cmd_width> >("signal_dspin_false_ram_cmd_out", XMAX, YMAX, 4); |
---|
[1002] | 974 | |
---|
| 975 | // Mesh boundaries RAM_RSP DSPIN |
---|
[450] | 976 | DspinSignals<dspin_ram_rsp_width>*** signal_dspin_false_ram_rsp_in = |
---|
| 977 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_false_ram_rsp_in", XMAX, YMAX, 4); |
---|
| 978 | DspinSignals<dspin_ram_rsp_width>*** signal_dspin_false_ram_rsp_out = |
---|
| 979 | alloc_elems<DspinSignals<dspin_ram_rsp_width> >("signal_dspin_false_ram_rsp_out", XMAX, YMAX, 4); |
---|
| 980 | |
---|
[1002] | 981 | // SD card signals |
---|
| 982 | sc_signal<bool> signal_sdc_clk; |
---|
| 983 | sc_signal<bool> signal_sdc_cmd_enable_to_card; |
---|
| 984 | sc_signal<bool> signal_sdc_cmd_value_to_card; |
---|
| 985 | sc_signal<bool> signal_sdc_dat_enable_to_card; |
---|
| 986 | sc_signal<bool> signal_sdc_dat_value_to_card[4]; |
---|
| 987 | sc_signal<bool> signal_sdc_cmd_enable_from_card; |
---|
| 988 | sc_signal<bool> signal_sdc_cmd_value_from_card; |
---|
| 989 | sc_signal<bool> signal_sdc_dat_enable_from_card; |
---|
| 990 | sc_signal<bool> signal_sdc_dat_value_from_card[4]; |
---|
| 991 | |
---|
[1046] | 992 | //////////////////////////////////////////////// |
---|
| 993 | // Load the preloader code in the ROM |
---|
| 994 | //////////////////////////////////////////////// |
---|
[450] | 995 | |
---|
[965] | 996 | soclib::common::Loader loader(soft_name); |
---|
[450] | 997 | |
---|
[965] | 998 | typedef soclib::common::GdbServer<soclib::common::Mips32ElIss> proc_iss; |
---|
| 999 | proc_iss::set_loader(loader); |
---|
[450] | 1000 | |
---|
[965] | 1001 | //////////////////////////////////////// |
---|
| 1002 | // Instanciated Hardware Components |
---|
| 1003 | //////////////////////////////////////// |
---|
[450] | 1004 | |
---|
[965] | 1005 | std::cout << std::endl << "External Bus and Peripherals" << std::endl << std::endl; |
---|
[450] | 1006 | |
---|
[965] | 1007 | const size_t nb_iox_initiators = (cluster_iob0 != cluster_iob1) ? 5 : 4; |
---|
| 1008 | const size_t nb_iox_targets = (cluster_iob0 != cluster_iob1) ? 9 : 8; |
---|
[718] | 1009 | |
---|
[965] | 1010 | // IOX network |
---|
| 1011 | VciIoxNetwork<vci_param_ext>* iox_network; |
---|
| 1012 | iox_network = new VciIoxNetwork<vci_param_ext>( "iox_network", |
---|
| 1013 | maptab_iox, |
---|
| 1014 | nb_iox_targets, |
---|
| 1015 | nb_iox_initiators ); |
---|
| 1016 | // boot ROM |
---|
| 1017 | VciSimpleRom<vci_param_ext>* brom; |
---|
| 1018 | brom = new VciSimpleRom<vci_param_ext>( "brom", |
---|
| 1019 | IntTab(0, IOX_BROM_TGT_ID), |
---|
| 1020 | maptab_iox, |
---|
| 1021 | loader ); |
---|
| 1022 | // Network Controller |
---|
| 1023 | VciMultiNic<vci_param_ext>* mnic; |
---|
| 1024 | mnic = new VciMultiNic<vci_param_ext>( "mnic", |
---|
| 1025 | IntTab(0, IOX_MNIC_TGT_ID), |
---|
[550] | 1026 | maptab_iox, |
---|
[965] | 1027 | NB_NIC_CHANNELS, |
---|
| 1028 | 0, // mac_4 address |
---|
| 1029 | 0, // mac_2 address |
---|
[1004] | 1030 | 1, // NIC_MODE_SYNTHESIS |
---|
| 1031 | 12); // INTER_FRAME_GAP |
---|
[450] | 1032 | |
---|
[965] | 1033 | // Frame Buffer |
---|
| 1034 | VciFrameBuffer<vci_param_ext>* fbuf; |
---|
| 1035 | fbuf = new VciFrameBuffer<vci_param_ext>( "fbuf", |
---|
| 1036 | IntTab(0, IOX_FBUF_TGT_ID), |
---|
| 1037 | maptab_iox, |
---|
| 1038 | FBUF_X_SIZE, FBUF_Y_SIZE ); |
---|
[450] | 1039 | |
---|
[965] | 1040 | // Disk |
---|
| 1041 | std::vector<std::string> filenames; |
---|
| 1042 | filenames.push_back(disk_name); // one single disk |
---|
| 1043 | |
---|
| 1044 | #if ( USE_IOC_HBA ) |
---|
[966] | 1045 | |
---|
[965] | 1046 | VciMultiAhci<vci_param_ext>* disk; |
---|
| 1047 | disk = new VciMultiAhci<vci_param_ext>( "disk", |
---|
| 1048 | maptab_iox, |
---|
| 1049 | IntTab(0, DISK_LOCAL_SRCID), |
---|
| 1050 | IntTab(0, IOX_DISK_TGT_ID), |
---|
| 1051 | filenames, |
---|
| 1052 | 512, // block size |
---|
| 1053 | 64, // burst size (bytes) |
---|
| 1054 | 0 ); // disk latency |
---|
[1002] | 1055 | #elif ( USE_IOC_BDV ) |
---|
[966] | 1056 | |
---|
[965] | 1057 | VciBlockDeviceTsar<vci_param_ext>* disk; |
---|
| 1058 | disk = new VciBlockDeviceTsar<vci_param_ext>( "disk", |
---|
[550] | 1059 | maptab_iox, |
---|
[965] | 1060 | IntTab(0, DISK_LOCAL_SRCID), |
---|
| 1061 | IntTab(0, IOX_DISK_TGT_ID), |
---|
[550] | 1062 | disk_name, |
---|
[714] | 1063 | 512, // block size |
---|
[718] | 1064 | 64, // burst size (bytes) |
---|
| 1065 | 0 ); // disk latency |
---|
[1002] | 1066 | #elif ( USE_IOC_SDC ) |
---|
| 1067 | |
---|
| 1068 | VciAhciSdc<vci_param_ext>* disk; |
---|
| 1069 | disk = new VciAhciSdc<vci_param_ext>( "disk", |
---|
| 1070 | maptab_iox, |
---|
| 1071 | IntTab(0, DISK_LOCAL_SRCID), |
---|
| 1072 | IntTab(0, IOX_DISK_TGT_ID), |
---|
| 1073 | 64 ); // burst size (bytes) |
---|
| 1074 | SdCard* card; |
---|
| 1075 | card = new SdCard( "card", |
---|
| 1076 | disk_name, |
---|
| 1077 | 10, // RX one block latency |
---|
| 1078 | 10 ); // TX one block latency |
---|
[965] | 1079 | #endif |
---|
[450] | 1080 | |
---|
[965] | 1081 | // Chained Buffer DMA controller |
---|
| 1082 | VciChbufDma<vci_param_ext>* cdma; |
---|
| 1083 | cdma = new VciChbufDma<vci_param_ext>( "cdma", |
---|
| 1084 | maptab_iox, |
---|
| 1085 | IntTab(0, CDMA_LOCAL_SRCID), |
---|
| 1086 | IntTab(0, IOX_CDMA_TGT_ID), |
---|
| 1087 | 64, // burst size (bytes) |
---|
[1004] | 1088 | NB_CMA_CHANNELS, |
---|
| 1089 | 4 ); // number of pipelined bursts |
---|
| 1090 | |
---|
[965] | 1091 | // Multi-TTY controller |
---|
| 1092 | std::vector<std::string> vect_names; |
---|
| 1093 | for( size_t tid = 0 ; tid < NB_TTY_CHANNELS ; tid++ ) |
---|
| 1094 | { |
---|
| 1095 | std::ostringstream term_name; |
---|
| 1096 | term_name << "term" << tid; |
---|
| 1097 | |
---|
[707] | 1098 | vect_names.push_back(term_name.str().c_str()); |
---|
| 1099 | } |
---|
| 1100 | VciMultiTty<vci_param_ext>* mtty; |
---|
| 1101 | mtty = new VciMultiTty<vci_param_ext>( "mtty", |
---|
| 1102 | IntTab(0, IOX_MTTY_TGT_ID), |
---|
[718] | 1103 | maptab_iox, |
---|
[707] | 1104 | vect_names); |
---|
| 1105 | |
---|
[965] | 1106 | // IOPIC |
---|
| 1107 | VciIopic<vci_param_ext>* iopi; |
---|
| 1108 | iopi = new VciIopic<vci_param_ext>( "iopi", |
---|
| 1109 | maptab_iox, |
---|
| 1110 | IntTab(0, IOPI_LOCAL_SRCID), |
---|
| 1111 | IntTab(0, IOX_IOPI_TGT_ID), |
---|
| 1112 | 32 ); // number of input HWI |
---|
| 1113 | // Clusters |
---|
| 1114 | TsarIobCluster<vci_param_int, |
---|
| 1115 | vci_param_ext, |
---|
| 1116 | dspin_int_cmd_width, |
---|
| 1117 | dspin_int_rsp_width, |
---|
| 1118 | dspin_ram_cmd_width, |
---|
| 1119 | dspin_ram_rsp_width>* clusters[XMAX][YMAX]; |
---|
[450] | 1120 | |
---|
[972] | 1121 | unsigned int coproc_type; |
---|
| 1122 | if ( USE_MWR_CPY ) coproc_type = MWR_COPROC_CPY; |
---|
| 1123 | if ( USE_MWR_DCT ) coproc_type = MWR_COPROC_DCT; |
---|
| 1124 | if ( USE_MWR_GCD ) coproc_type = MWR_COPROC_GCD; |
---|
| 1125 | |
---|
[981] | 1126 | #if USE_OPENMP |
---|
[450] | 1127 | #pragma omp parallel |
---|
| 1128 | { |
---|
| 1129 | #pragma omp for |
---|
| 1130 | #endif |
---|
| 1131 | for(size_t i = 0; i < (XMAX * YMAX); i++) |
---|
| 1132 | { |
---|
| 1133 | size_t x = i / YMAX; |
---|
| 1134 | size_t y = i % YMAX; |
---|
| 1135 | |
---|
[981] | 1136 | #if USE_OPENMP |
---|
[450] | 1137 | #pragma omp critical |
---|
| 1138 | { |
---|
| 1139 | #endif |
---|
| 1140 | std::cout << std::endl; |
---|
| 1141 | std::cout << "Cluster_" << std::dec << x << "_" << y << std::endl; |
---|
| 1142 | std::cout << std::endl; |
---|
| 1143 | |
---|
[718] | 1144 | const bool is_iob0 = (cluster(x,y) == cluster_iob0); |
---|
| 1145 | const bool is_iob1 = (cluster(x,y) == cluster_iob1); |
---|
| 1146 | const bool is_io_cluster = is_iob0 || is_iob1; |
---|
| 1147 | |
---|
| 1148 | const int iox_iob_ini_id = is_iob0 ? |
---|
| 1149 | IOX_IOB0_INI_ID : |
---|
| 1150 | IOX_IOB1_INI_ID ; |
---|
| 1151 | const int iox_iob_tgt_id = is_iob0 ? |
---|
| 1152 | IOX_IOB0_TGT_ID : |
---|
| 1153 | IOX_IOB1_TGT_ID ; |
---|
| 1154 | |
---|
[972] | 1155 | |
---|
[450] | 1156 | std::ostringstream sc; |
---|
| 1157 | sc << "cluster_" << x << "_" << y; |
---|
| 1158 | clusters[x][y] = new TsarIobCluster<vci_param_int, |
---|
| 1159 | vci_param_ext, |
---|
| 1160 | dspin_int_cmd_width, |
---|
| 1161 | dspin_int_rsp_width, |
---|
| 1162 | dspin_ram_cmd_width, |
---|
| 1163 | dspin_ram_rsp_width> |
---|
| 1164 | ( |
---|
| 1165 | sc.str().c_str(), |
---|
| 1166 | NB_PROCS_MAX, |
---|
| 1167 | x, |
---|
| 1168 | y, |
---|
| 1169 | XMAX, |
---|
| 1170 | YMAX, |
---|
| 1171 | |
---|
| 1172 | maptab_int, |
---|
| 1173 | maptab_ram, |
---|
| 1174 | maptab_iox, |
---|
| 1175 | |
---|
| 1176 | x_width, |
---|
| 1177 | y_width, |
---|
| 1178 | vci_srcid_width - x_width - y_width, // l_id width, |
---|
[802] | 1179 | p_width, |
---|
[450] | 1180 | |
---|
| 1181 | INT_MEMC_TGT_ID, |
---|
| 1182 | INT_XICU_TGT_ID, |
---|
[972] | 1183 | INT_MWMR_TGT_ID, |
---|
[450] | 1184 | INT_IOBX_TGT_ID, |
---|
| 1185 | |
---|
| 1186 | INT_PROC_INI_ID, |
---|
[972] | 1187 | INT_MWMR_INI_ID, |
---|
[450] | 1188 | INT_IOBX_INI_ID, |
---|
| 1189 | |
---|
| 1190 | RAM_XRAM_TGT_ID, |
---|
| 1191 | |
---|
| 1192 | RAM_MEMC_INI_ID, |
---|
[550] | 1193 | RAM_IOBX_INI_ID, |
---|
[450] | 1194 | |
---|
[718] | 1195 | is_io_cluster, |
---|
| 1196 | iox_iob_tgt_id, |
---|
| 1197 | iox_iob_ini_id, |
---|
| 1198 | |
---|
[450] | 1199 | MEMC_WAYS, |
---|
| 1200 | MEMC_SETS, |
---|
| 1201 | L1_IWAYS, |
---|
| 1202 | L1_ISETS, |
---|
| 1203 | L1_DWAYS, |
---|
| 1204 | L1_DSETS, |
---|
| 1205 | XRAM_LATENCY, |
---|
[959] | 1206 | XCU_NB_HWI, |
---|
| 1207 | XCU_NB_PTI, |
---|
| 1208 | XCU_NB_WTI, |
---|
| 1209 | XCU_NB_OUT, |
---|
[450] | 1210 | |
---|
[972] | 1211 | coproc_type, |
---|
| 1212 | |
---|
[450] | 1213 | loader, |
---|
| 1214 | |
---|
| 1215 | frozen_cycles, |
---|
[1030] | 1216 | debug_ok, |
---|
[450] | 1217 | debug_from, |
---|
[1030] | 1218 | debug_proc_id, |
---|
| 1219 | debug_memc_id, |
---|
| 1220 | debug_iob |
---|
[450] | 1221 | ); |
---|
| 1222 | |
---|
[981] | 1223 | #if USE_OPENMP |
---|
[450] | 1224 | } // end critical |
---|
| 1225 | #endif |
---|
| 1226 | } // end for |
---|
[981] | 1227 | #if USE_OPENMP |
---|
[450] | 1228 | } |
---|
| 1229 | #endif |
---|
| 1230 | |
---|
| 1231 | std::cout << std::endl; |
---|
| 1232 | |
---|
| 1233 | /////////////////////////////////////////////////////////////////////////////// |
---|
[718] | 1234 | // Net-list |
---|
[450] | 1235 | /////////////////////////////////////////////////////////////////////////////// |
---|
| 1236 | |
---|
| 1237 | // IOX network connexion |
---|
[584] | 1238 | iox_network->p_clk (signal_clk); |
---|
| 1239 | iox_network->p_resetn (signal_resetn); |
---|
| 1240 | iox_network->p_to_ini[IOX_IOB0_INI_ID] (signal_vci_ini_iob0); |
---|
[965] | 1241 | iox_network->p_to_ini[IOX_DISK_INI_ID] (signal_vci_ini_disk); |
---|
[584] | 1242 | iox_network->p_to_ini[IOX_CDMA_INI_ID] (signal_vci_ini_cdma); |
---|
[707] | 1243 | iox_network->p_to_ini[IOX_IOPI_INI_ID] (signal_vci_ini_iopi); |
---|
| 1244 | |
---|
[584] | 1245 | iox_network->p_to_tgt[IOX_IOB0_TGT_ID] (signal_vci_tgt_iob0); |
---|
| 1246 | iox_network->p_to_tgt[IOX_MTTY_TGT_ID] (signal_vci_tgt_mtty); |
---|
| 1247 | iox_network->p_to_tgt[IOX_FBUF_TGT_ID] (signal_vci_tgt_fbuf); |
---|
| 1248 | iox_network->p_to_tgt[IOX_MNIC_TGT_ID] (signal_vci_tgt_mnic); |
---|
| 1249 | iox_network->p_to_tgt[IOX_BROM_TGT_ID] (signal_vci_tgt_brom); |
---|
[965] | 1250 | iox_network->p_to_tgt[IOX_DISK_TGT_ID] (signal_vci_tgt_disk); |
---|
[584] | 1251 | iox_network->p_to_tgt[IOX_CDMA_TGT_ID] (signal_vci_tgt_cdma); |
---|
[707] | 1252 | iox_network->p_to_tgt[IOX_IOPI_TGT_ID] (signal_vci_tgt_iopi); |
---|
[450] | 1253 | |
---|
[718] | 1254 | if (cluster_iob0 != cluster_iob1) |
---|
| 1255 | { |
---|
| 1256 | iox_network->p_to_ini[IOX_IOB1_INI_ID] (signal_vci_ini_iob1); |
---|
| 1257 | iox_network->p_to_tgt[IOX_IOB1_TGT_ID] (signal_vci_tgt_iob1); |
---|
| 1258 | } |
---|
| 1259 | |
---|
[965] | 1260 | // DISK connexion |
---|
[1002] | 1261 | |
---|
| 1262 | #if ( USE_IOC_HBA ) |
---|
| 1263 | |
---|
[965] | 1264 | disk->p_clk (signal_clk); |
---|
| 1265 | disk->p_resetn (signal_resetn); |
---|
| 1266 | disk->p_vci_target (signal_vci_tgt_disk); |
---|
| 1267 | disk->p_vci_initiator (signal_vci_ini_disk); |
---|
| 1268 | disk->p_channel_irq[0] (signal_irq_disk); |
---|
[1002] | 1269 | |
---|
| 1270 | #elif ( USE_IOC_BDV ) |
---|
| 1271 | |
---|
| 1272 | disk->p_clk (signal_clk); |
---|
| 1273 | disk->p_resetn (signal_resetn); |
---|
| 1274 | disk->p_vci_target (signal_vci_tgt_disk); |
---|
| 1275 | disk->p_vci_initiator (signal_vci_ini_disk); |
---|
[965] | 1276 | disk->p_irq (signal_irq_disk); |
---|
[1002] | 1277 | |
---|
| 1278 | #elif ( USE_IOC_SDC ) |
---|
| 1279 | |
---|
| 1280 | disk->p_clk (signal_clk); |
---|
| 1281 | disk->p_resetn (signal_resetn); |
---|
| 1282 | disk->p_vci_target (signal_vci_tgt_disk); |
---|
| 1283 | disk->p_vci_initiator (signal_vci_ini_disk); |
---|
| 1284 | disk->p_irq (signal_irq_disk); |
---|
| 1285 | |
---|
| 1286 | disk->p_sdc_clk (signal_sdc_clk); |
---|
| 1287 | disk->p_sdc_cmd_enable_out (signal_sdc_cmd_enable_to_card); |
---|
| 1288 | disk->p_sdc_cmd_value_out (signal_sdc_cmd_value_to_card); |
---|
| 1289 | disk->p_sdc_cmd_enable_in (signal_sdc_cmd_enable_from_card); |
---|
| 1290 | disk->p_sdc_cmd_value_in (signal_sdc_cmd_value_from_card); |
---|
| 1291 | disk->p_sdc_dat_enable_out (signal_sdc_dat_enable_to_card); |
---|
| 1292 | disk->p_sdc_dat_value_out[0] (signal_sdc_dat_value_to_card[0]); |
---|
| 1293 | disk->p_sdc_dat_value_out[1] (signal_sdc_dat_value_to_card[1]); |
---|
| 1294 | disk->p_sdc_dat_value_out[2] (signal_sdc_dat_value_to_card[2]); |
---|
| 1295 | disk->p_sdc_dat_value_out[3] (signal_sdc_dat_value_to_card[3]); |
---|
| 1296 | disk->p_sdc_dat_enable_in (signal_sdc_dat_enable_from_card); |
---|
| 1297 | disk->p_sdc_dat_value_in[0] (signal_sdc_dat_value_from_card[0]); |
---|
| 1298 | disk->p_sdc_dat_value_in[1] (signal_sdc_dat_value_from_card[1]); |
---|
| 1299 | disk->p_sdc_dat_value_in[2] (signal_sdc_dat_value_from_card[2]); |
---|
| 1300 | disk->p_sdc_dat_value_in[3] (signal_sdc_dat_value_from_card[3]); |
---|
| 1301 | |
---|
| 1302 | card->p_clk (signal_clk); |
---|
| 1303 | card->p_resetn (signal_resetn); |
---|
| 1304 | |
---|
| 1305 | card->p_sdc_clk (signal_sdc_clk); |
---|
| 1306 | card->p_sdc_cmd_enable_out (signal_sdc_cmd_enable_from_card); |
---|
| 1307 | card->p_sdc_cmd_value_out (signal_sdc_cmd_value_from_card); |
---|
| 1308 | card->p_sdc_cmd_enable_in (signal_sdc_cmd_enable_to_card); |
---|
| 1309 | card->p_sdc_cmd_value_in (signal_sdc_cmd_value_to_card); |
---|
| 1310 | card->p_sdc_dat_enable_out (signal_sdc_dat_enable_from_card); |
---|
| 1311 | card->p_sdc_dat_value_out[0] (signal_sdc_dat_value_from_card[0]); |
---|
| 1312 | card->p_sdc_dat_value_out[1] (signal_sdc_dat_value_from_card[1]); |
---|
| 1313 | card->p_sdc_dat_value_out[2] (signal_sdc_dat_value_from_card[2]); |
---|
| 1314 | card->p_sdc_dat_value_out[3] (signal_sdc_dat_value_from_card[3]); |
---|
| 1315 | card->p_sdc_dat_enable_in (signal_sdc_dat_enable_to_card); |
---|
| 1316 | card->p_sdc_dat_value_in[0] (signal_sdc_dat_value_to_card[0]); |
---|
| 1317 | card->p_sdc_dat_value_in[1] (signal_sdc_dat_value_to_card[1]); |
---|
| 1318 | card->p_sdc_dat_value_in[2] (signal_sdc_dat_value_to_card[2]); |
---|
| 1319 | card->p_sdc_dat_value_in[3] (signal_sdc_dat_value_to_card[3]); |
---|
| 1320 | |
---|
[965] | 1321 | #endif |
---|
[450] | 1322 | |
---|
[965] | 1323 | std::cout << " - DISK connected" << std::endl; |
---|
[450] | 1324 | |
---|
| 1325 | // FBUF connexion |
---|
[550] | 1326 | fbuf->p_clk (signal_clk); |
---|
| 1327 | fbuf->p_resetn (signal_resetn); |
---|
| 1328 | fbuf->p_vci (signal_vci_tgt_fbuf); |
---|
[450] | 1329 | |
---|
| 1330 | std::cout << " - FBUF connected" << std::endl; |
---|
| 1331 | |
---|
| 1332 | // MNIC connexion |
---|
[550] | 1333 | mnic->p_clk (signal_clk); |
---|
| 1334 | mnic->p_resetn (signal_resetn); |
---|
| 1335 | mnic->p_vci (signal_vci_tgt_mnic); |
---|
[450] | 1336 | for ( size_t i=0 ; i<NB_NIC_CHANNELS ; i++ ) |
---|
| 1337 | { |
---|
[550] | 1338 | mnic->p_rx_irq[i] (signal_irq_mnic_rx[i]); |
---|
| 1339 | mnic->p_tx_irq[i] (signal_irq_mnic_tx[i]); |
---|
[450] | 1340 | } |
---|
| 1341 | |
---|
| 1342 | std::cout << " - MNIC connected" << std::endl; |
---|
| 1343 | |
---|
| 1344 | // BROM connexion |
---|
[550] | 1345 | brom->p_clk (signal_clk); |
---|
| 1346 | brom->p_resetn (signal_resetn); |
---|
| 1347 | brom->p_vci (signal_vci_tgt_brom); |
---|
[450] | 1348 | |
---|
| 1349 | std::cout << " - BROM connected" << std::endl; |
---|
| 1350 | |
---|
| 1351 | // MTTY connexion |
---|
[550] | 1352 | mtty->p_clk (signal_clk); |
---|
| 1353 | mtty->p_resetn (signal_resetn); |
---|
| 1354 | mtty->p_vci (signal_vci_tgt_mtty); |
---|
[874] | 1355 | for ( size_t i=0 ; i<NB_TTY_CHANNELS ; i++ ) |
---|
| 1356 | { |
---|
| 1357 | mtty->p_irq[i] (signal_irq_mtty_rx[i]); |
---|
| 1358 | } |
---|
[450] | 1359 | std::cout << " - MTTY connected" << std::endl; |
---|
| 1360 | |
---|
| 1361 | // CDMA connexion |
---|
[718] | 1362 | cdma->p_clk (signal_clk); |
---|
| 1363 | cdma->p_resetn (signal_resetn); |
---|
| 1364 | cdma->p_vci_target (signal_vci_tgt_cdma); |
---|
| 1365 | cdma->p_vci_initiator (signal_vci_ini_cdma); |
---|
[914] | 1366 | for ( size_t i=0 ; i<(NB_CMA_CHANNELS) ; i++) |
---|
[450] | 1367 | { |
---|
[718] | 1368 | cdma->p_irq[i] (signal_irq_cdma[i]); |
---|
[450] | 1369 | } |
---|
| 1370 | |
---|
| 1371 | std::cout << " - CDMA connected" << std::endl; |
---|
| 1372 | |
---|
[707] | 1373 | // IOPI connexion |
---|
[718] | 1374 | iopi->p_clk (signal_clk); |
---|
| 1375 | iopi->p_resetn (signal_resetn); |
---|
| 1376 | iopi->p_vci_target (signal_vci_tgt_iopi); |
---|
| 1377 | iopi->p_vci_initiator (signal_vci_ini_iopi); |
---|
[707] | 1378 | for ( size_t i=0 ; i<32 ; i++) |
---|
[450] | 1379 | { |
---|
[707] | 1380 | if (i < NB_NIC_CHANNELS) iopi->p_hwi[i] (signal_irq_mnic_rx[i]); |
---|
| 1381 | else if(i < 2 ) iopi->p_hwi[i] (signal_irq_false); |
---|
| 1382 | else if(i < 2+NB_NIC_CHANNELS) iopi->p_hwi[i] (signal_irq_mnic_tx[i-2]); |
---|
| 1383 | else if(i < 4 ) iopi->p_hwi[i] (signal_irq_false); |
---|
| 1384 | else if(i < 4+NB_CMA_CHANNELS) iopi->p_hwi[i] (signal_irq_cdma[i-4]); |
---|
| 1385 | else if(i < 8) iopi->p_hwi[i] (signal_irq_false); |
---|
[965] | 1386 | else if(i < 9) iopi->p_hwi[i] (signal_irq_disk); |
---|
[874] | 1387 | else if(i < 16) iopi->p_hwi[i] (signal_irq_false); |
---|
| 1388 | else if(i < 16+NB_TTY_CHANNELS) iopi->p_hwi[i] (signal_irq_mtty_rx[i-16]); |
---|
[707] | 1389 | else iopi->p_hwi[i] (signal_irq_false); |
---|
| 1390 | } |
---|
[584] | 1391 | |
---|
[707] | 1392 | std::cout << " - IOPIC connected" << std::endl; |
---|
[584] | 1393 | |
---|
[718] | 1394 | |
---|
[707] | 1395 | // IOB0 cluster connexion to IOX network |
---|
[718] | 1396 | (*clusters[0][0]->p_vci_iob_iox_ini) (signal_vci_ini_iob0); |
---|
| 1397 | (*clusters[0][0]->p_vci_iob_iox_tgt) (signal_vci_tgt_iob0); |
---|
[584] | 1398 | |
---|
[718] | 1399 | // IOB1 cluster connexion to IOX network |
---|
[707] | 1400 | // (only when there is more than 1 cluster) |
---|
| 1401 | if ( cluster_iob0 != cluster_iob1 ) |
---|
| 1402 | { |
---|
| 1403 | (*clusters[XMAX-1][YMAX-1]->p_vci_iob_iox_ini) (signal_vci_ini_iob1); |
---|
| 1404 | (*clusters[XMAX-1][YMAX-1]->p_vci_iob_iox_tgt) (signal_vci_tgt_iob1); |
---|
[450] | 1405 | } |
---|
| 1406 | |
---|
| 1407 | // All clusters Clock & RESET connexions |
---|
| 1408 | for ( size_t x = 0; x < (XMAX); x++ ) |
---|
| 1409 | { |
---|
| 1410 | for (size_t y = 0; y < YMAX; y++) |
---|
| 1411 | { |
---|
| 1412 | clusters[x][y]->p_clk (signal_clk); |
---|
| 1413 | clusters[x][y]->p_resetn (signal_resetn); |
---|
| 1414 | } |
---|
| 1415 | } |
---|
| 1416 | |
---|
| 1417 | // Inter Clusters horizontal connections |
---|
| 1418 | if (XMAX > 1) |
---|
| 1419 | { |
---|
| 1420 | for (size_t x = 0; x < (XMAX-1); x++) |
---|
| 1421 | { |
---|
| 1422 | for (size_t y = 0; y < YMAX; y++) |
---|
| 1423 | { |
---|
[1002] | 1424 | clusters[x][y]->p_dspin_int_cmd_out[EAST] (signal_dspin_int_cmd_h_inc[x][y]); |
---|
| 1425 | clusters[x+1][y]->p_dspin_int_cmd_in[WEST] (signal_dspin_int_cmd_h_inc[x][y]); |
---|
| 1426 | clusters[x][y]->p_dspin_int_cmd_in[EAST] (signal_dspin_int_cmd_h_dec[x][y]); |
---|
| 1427 | clusters[x+1][y]->p_dspin_int_cmd_out[WEST] (signal_dspin_int_cmd_h_dec[x][y]); |
---|
[468] | 1428 | |
---|
[1002] | 1429 | clusters[x][y]->p_dspin_int_rsp_out[EAST] (signal_dspin_int_rsp_h_inc[x][y]); |
---|
| 1430 | clusters[x+1][y]->p_dspin_int_rsp_in[WEST] (signal_dspin_int_rsp_h_inc[x][y]); |
---|
| 1431 | clusters[x][y]->p_dspin_int_rsp_in[EAST] (signal_dspin_int_rsp_h_dec[x][y]); |
---|
| 1432 | clusters[x+1][y]->p_dspin_int_rsp_out[WEST] (signal_dspin_int_rsp_h_dec[x][y]); |
---|
[450] | 1433 | |
---|
[1002] | 1434 | clusters[x][y]->p_dspin_int_m2p_out[EAST] (signal_dspin_int_m2p_h_inc[x][y]); |
---|
| 1435 | clusters[x+1][y]->p_dspin_int_m2p_in[WEST] (signal_dspin_int_m2p_h_inc[x][y]); |
---|
| 1436 | clusters[x][y]->p_dspin_int_m2p_in[EAST] (signal_dspin_int_m2p_h_dec[x][y]); |
---|
| 1437 | clusters[x+1][y]->p_dspin_int_m2p_out[WEST] (signal_dspin_int_m2p_h_dec[x][y]); |
---|
| 1438 | |
---|
| 1439 | clusters[x][y]->p_dspin_int_p2m_out[EAST] (signal_dspin_int_p2m_h_inc[x][y]); |
---|
| 1440 | clusters[x+1][y]->p_dspin_int_p2m_in[WEST] (signal_dspin_int_p2m_h_inc[x][y]); |
---|
| 1441 | clusters[x][y]->p_dspin_int_p2m_in[EAST] (signal_dspin_int_p2m_h_dec[x][y]); |
---|
| 1442 | clusters[x+1][y]->p_dspin_int_p2m_out[WEST] (signal_dspin_int_p2m_h_dec[x][y]); |
---|
| 1443 | |
---|
| 1444 | clusters[x][y]->p_dspin_int_cla_out[EAST] (signal_dspin_int_cla_h_inc[x][y]); |
---|
| 1445 | clusters[x+1][y]->p_dspin_int_cla_in[WEST] (signal_dspin_int_cla_h_inc[x][y]); |
---|
| 1446 | clusters[x][y]->p_dspin_int_cla_in[EAST] (signal_dspin_int_cla_h_dec[x][y]); |
---|
| 1447 | clusters[x+1][y]->p_dspin_int_cla_out[WEST] (signal_dspin_int_cla_h_dec[x][y]); |
---|
| 1448 | |
---|
[450] | 1449 | clusters[x][y]->p_dspin_ram_cmd_out[EAST] (signal_dspin_ram_cmd_h_inc[x][y]); |
---|
| 1450 | clusters[x+1][y]->p_dspin_ram_cmd_in[WEST] (signal_dspin_ram_cmd_h_inc[x][y]); |
---|
| 1451 | clusters[x][y]->p_dspin_ram_cmd_in[EAST] (signal_dspin_ram_cmd_h_dec[x][y]); |
---|
| 1452 | clusters[x+1][y]->p_dspin_ram_cmd_out[WEST] (signal_dspin_ram_cmd_h_dec[x][y]); |
---|
[1002] | 1453 | |
---|
[450] | 1454 | clusters[x][y]->p_dspin_ram_rsp_out[EAST] (signal_dspin_ram_rsp_h_inc[x][y]); |
---|
| 1455 | clusters[x+1][y]->p_dspin_ram_rsp_in[WEST] (signal_dspin_ram_rsp_h_inc[x][y]); |
---|
| 1456 | clusters[x][y]->p_dspin_ram_rsp_in[EAST] (signal_dspin_ram_rsp_h_dec[x][y]); |
---|
| 1457 | clusters[x+1][y]->p_dspin_ram_rsp_out[WEST] (signal_dspin_ram_rsp_h_dec[x][y]); |
---|
| 1458 | } |
---|
| 1459 | } |
---|
| 1460 | } |
---|
| 1461 | |
---|
[718] | 1462 | std::cout << std::endl << "Horizontal connections established" << std::endl; |
---|
[450] | 1463 | |
---|
| 1464 | // Inter Clusters vertical connections |
---|
[718] | 1465 | if (YMAX > 1) |
---|
[450] | 1466 | { |
---|
| 1467 | for (size_t y = 0; y < (YMAX-1); y++) |
---|
| 1468 | { |
---|
| 1469 | for (size_t x = 0; x < XMAX; x++) |
---|
| 1470 | { |
---|
[1002] | 1471 | clusters[x][y]->p_dspin_int_cmd_out[NORTH] (signal_dspin_int_cmd_v_inc[x][y]); |
---|
| 1472 | clusters[x][y+1]->p_dspin_int_cmd_in[SOUTH] (signal_dspin_int_cmd_v_inc[x][y]); |
---|
| 1473 | clusters[x][y]->p_dspin_int_cmd_in[NORTH] (signal_dspin_int_cmd_v_dec[x][y]); |
---|
| 1474 | clusters[x][y+1]->p_dspin_int_cmd_out[SOUTH] (signal_dspin_int_cmd_v_dec[x][y]); |
---|
[468] | 1475 | |
---|
[1002] | 1476 | clusters[x][y]->p_dspin_int_rsp_out[NORTH] (signal_dspin_int_rsp_v_inc[x][y]); |
---|
| 1477 | clusters[x][y+1]->p_dspin_int_rsp_in[SOUTH] (signal_dspin_int_rsp_v_inc[x][y]); |
---|
| 1478 | clusters[x][y]->p_dspin_int_rsp_in[NORTH] (signal_dspin_int_rsp_v_dec[x][y]); |
---|
| 1479 | clusters[x][y+1]->p_dspin_int_rsp_out[SOUTH] (signal_dspin_int_rsp_v_dec[x][y]); |
---|
[450] | 1480 | |
---|
[1002] | 1481 | clusters[x][y]->p_dspin_int_m2p_out[NORTH] (signal_dspin_int_m2p_v_inc[x][y]); |
---|
| 1482 | clusters[x][y+1]->p_dspin_int_m2p_in[SOUTH] (signal_dspin_int_m2p_v_inc[x][y]); |
---|
| 1483 | clusters[x][y]->p_dspin_int_m2p_in[NORTH] (signal_dspin_int_m2p_v_dec[x][y]); |
---|
| 1484 | clusters[x][y+1]->p_dspin_int_m2p_out[SOUTH] (signal_dspin_int_m2p_v_dec[x][y]); |
---|
| 1485 | |
---|
| 1486 | clusters[x][y]->p_dspin_int_p2m_out[NORTH] (signal_dspin_int_p2m_v_inc[x][y]); |
---|
| 1487 | clusters[x][y+1]->p_dspin_int_p2m_in[SOUTH] (signal_dspin_int_p2m_v_inc[x][y]); |
---|
| 1488 | clusters[x][y]->p_dspin_int_p2m_in[NORTH] (signal_dspin_int_p2m_v_dec[x][y]); |
---|
| 1489 | clusters[x][y+1]->p_dspin_int_p2m_out[SOUTH] (signal_dspin_int_p2m_v_dec[x][y]); |
---|
| 1490 | |
---|
| 1491 | clusters[x][y]->p_dspin_int_cla_out[NORTH] (signal_dspin_int_cla_v_inc[x][y]); |
---|
| 1492 | clusters[x][y+1]->p_dspin_int_cla_in[SOUTH] (signal_dspin_int_cla_v_inc[x][y]); |
---|
| 1493 | clusters[x][y]->p_dspin_int_cla_in[NORTH] (signal_dspin_int_cla_v_dec[x][y]); |
---|
| 1494 | clusters[x][y+1]->p_dspin_int_cla_out[SOUTH] (signal_dspin_int_cla_v_dec[x][y]); |
---|
| 1495 | |
---|
[450] | 1496 | clusters[x][y]->p_dspin_ram_cmd_out[NORTH] (signal_dspin_ram_cmd_v_inc[x][y]); |
---|
| 1497 | clusters[x][y+1]->p_dspin_ram_cmd_in[SOUTH] (signal_dspin_ram_cmd_v_inc[x][y]); |
---|
| 1498 | clusters[x][y]->p_dspin_ram_cmd_in[NORTH] (signal_dspin_ram_cmd_v_dec[x][y]); |
---|
| 1499 | clusters[x][y+1]->p_dspin_ram_cmd_out[SOUTH] (signal_dspin_ram_cmd_v_dec[x][y]); |
---|
[1002] | 1500 | |
---|
[450] | 1501 | clusters[x][y]->p_dspin_ram_rsp_out[NORTH] (signal_dspin_ram_rsp_v_inc[x][y]); |
---|
| 1502 | clusters[x][y+1]->p_dspin_ram_rsp_in[SOUTH] (signal_dspin_ram_rsp_v_inc[x][y]); |
---|
| 1503 | clusters[x][y]->p_dspin_ram_rsp_in[NORTH] (signal_dspin_ram_rsp_v_dec[x][y]); |
---|
| 1504 | clusters[x][y+1]->p_dspin_ram_rsp_out[SOUTH] (signal_dspin_ram_rsp_v_dec[x][y]); |
---|
| 1505 | } |
---|
| 1506 | } |
---|
| 1507 | } |
---|
| 1508 | |
---|
| 1509 | std::cout << "Vertical connections established" << std::endl; |
---|
| 1510 | |
---|
| 1511 | // East & West boundary cluster connections |
---|
| 1512 | for (size_t y = 0; y < YMAX; y++) |
---|
| 1513 | { |
---|
[1002] | 1514 | clusters[0][y]->p_dspin_int_cmd_in[WEST] (signal_dspin_false_int_cmd_in[0][y][WEST]); |
---|
| 1515 | clusters[0][y]->p_dspin_int_cmd_out[WEST] (signal_dspin_false_int_cmd_out[0][y][WEST]); |
---|
| 1516 | clusters[XMAX-1][y]->p_dspin_int_cmd_in[EAST] (signal_dspin_false_int_cmd_in[XMAX-1][y][EAST]); |
---|
| 1517 | clusters[XMAX-1][y]->p_dspin_int_cmd_out[EAST] (signal_dspin_false_int_cmd_out[XMAX-1][y][EAST]); |
---|
[468] | 1518 | |
---|
[1002] | 1519 | clusters[0][y]->p_dspin_int_rsp_in[WEST] (signal_dspin_false_int_rsp_in[0][y][WEST]); |
---|
| 1520 | clusters[0][y]->p_dspin_int_rsp_out[WEST] (signal_dspin_false_int_rsp_out[0][y][WEST]); |
---|
| 1521 | clusters[XMAX-1][y]->p_dspin_int_rsp_in[EAST] (signal_dspin_false_int_rsp_in[XMAX-1][y][EAST]); |
---|
| 1522 | clusters[XMAX-1][y]->p_dspin_int_rsp_out[EAST] (signal_dspin_false_int_rsp_out[XMAX-1][y][EAST]); |
---|
[450] | 1523 | |
---|
[1002] | 1524 | clusters[0][y]->p_dspin_int_m2p_in[WEST] (signal_dspin_false_int_m2p_in[0][y][WEST]); |
---|
| 1525 | clusters[0][y]->p_dspin_int_m2p_out[WEST] (signal_dspin_false_int_m2p_out[0][y][WEST]); |
---|
| 1526 | clusters[XMAX-1][y]->p_dspin_int_m2p_in[EAST] (signal_dspin_false_int_m2p_in[XMAX-1][y][EAST]); |
---|
| 1527 | clusters[XMAX-1][y]->p_dspin_int_m2p_out[EAST] (signal_dspin_false_int_m2p_out[XMAX-1][y][EAST]); |
---|
[450] | 1528 | |
---|
[1002] | 1529 | clusters[0][y]->p_dspin_int_p2m_in[WEST] (signal_dspin_false_int_p2m_in[0][y][WEST]); |
---|
| 1530 | clusters[0][y]->p_dspin_int_p2m_out[WEST] (signal_dspin_false_int_p2m_out[0][y][WEST]); |
---|
| 1531 | clusters[XMAX-1][y]->p_dspin_int_p2m_in[EAST] (signal_dspin_false_int_p2m_in[XMAX-1][y][EAST]); |
---|
| 1532 | clusters[XMAX-1][y]->p_dspin_int_p2m_out[EAST] (signal_dspin_false_int_p2m_out[XMAX-1][y][EAST]); |
---|
| 1533 | |
---|
| 1534 | clusters[0][y]->p_dspin_int_cla_in[WEST] (signal_dspin_false_int_cla_in[0][y][WEST]); |
---|
| 1535 | clusters[0][y]->p_dspin_int_cla_out[WEST] (signal_dspin_false_int_cla_out[0][y][WEST]); |
---|
| 1536 | clusters[XMAX-1][y]->p_dspin_int_cla_in[EAST] (signal_dspin_false_int_cla_in[XMAX-1][y][EAST]); |
---|
| 1537 | clusters[XMAX-1][y]->p_dspin_int_cla_out[EAST] (signal_dspin_false_int_cla_out[XMAX-1][y][EAST]); |
---|
| 1538 | |
---|
| 1539 | clusters[0][y]->p_dspin_ram_cmd_in[WEST] (signal_dspin_false_ram_cmd_in[0][y][WEST]); |
---|
| 1540 | clusters[0][y]->p_dspin_ram_cmd_out[WEST] (signal_dspin_false_ram_cmd_out[0][y][WEST]); |
---|
| 1541 | clusters[XMAX-1][y]->p_dspin_ram_cmd_in[EAST] (signal_dspin_false_ram_cmd_in[XMAX-1][y][EAST]); |
---|
| 1542 | clusters[XMAX-1][y]->p_dspin_ram_cmd_out[EAST] (signal_dspin_false_ram_cmd_out[XMAX-1][y][EAST]); |
---|
| 1543 | |
---|
| 1544 | clusters[0][y]->p_dspin_ram_rsp_in[WEST] (signal_dspin_false_ram_rsp_in[0][y][WEST]); |
---|
| 1545 | clusters[0][y]->p_dspin_ram_rsp_out[WEST] (signal_dspin_false_ram_rsp_out[0][y][WEST]); |
---|
| 1546 | clusters[XMAX-1][y]->p_dspin_ram_rsp_in[EAST] (signal_dspin_false_ram_rsp_in[XMAX-1][y][EAST]); |
---|
| 1547 | clusters[XMAX-1][y]->p_dspin_ram_rsp_out[EAST] (signal_dspin_false_ram_rsp_out[XMAX-1][y][EAST]); |
---|
[450] | 1548 | } |
---|
| 1549 | |
---|
| 1550 | std::cout << "East & West boundaries established" << std::endl; |
---|
| 1551 | |
---|
| 1552 | // North & South boundary clusters connections |
---|
| 1553 | for (size_t x = 0; x < XMAX; x++) |
---|
| 1554 | { |
---|
[1002] | 1555 | clusters[x][0]->p_dspin_int_cmd_in[SOUTH] (signal_dspin_false_int_cmd_in[x][0][SOUTH]); |
---|
| 1556 | clusters[x][0]->p_dspin_int_cmd_out[SOUTH] (signal_dspin_false_int_cmd_out[x][0][SOUTH]); |
---|
| 1557 | clusters[x][YMAX-1]->p_dspin_int_cmd_in[NORTH] (signal_dspin_false_int_cmd_in[x][YMAX-1][NORTH]); |
---|
| 1558 | clusters[x][YMAX-1]->p_dspin_int_cmd_out[NORTH] (signal_dspin_false_int_cmd_out[x][YMAX-1][NORTH]); |
---|
[468] | 1559 | |
---|
[1002] | 1560 | clusters[x][0]->p_dspin_int_rsp_in[SOUTH] (signal_dspin_false_int_rsp_in[x][0][SOUTH]); |
---|
| 1561 | clusters[x][0]->p_dspin_int_rsp_out[SOUTH] (signal_dspin_false_int_rsp_out[x][0][SOUTH]); |
---|
| 1562 | clusters[x][YMAX-1]->p_dspin_int_rsp_in[NORTH] (signal_dspin_false_int_rsp_in[x][YMAX-1][NORTH]); |
---|
| 1563 | clusters[x][YMAX-1]->p_dspin_int_rsp_out[NORTH] (signal_dspin_false_int_rsp_out[x][YMAX-1][NORTH]); |
---|
[450] | 1564 | |
---|
[1002] | 1565 | clusters[x][0]->p_dspin_int_m2p_in[SOUTH] (signal_dspin_false_int_m2p_in[x][0][SOUTH]); |
---|
| 1566 | clusters[x][0]->p_dspin_int_m2p_out[SOUTH] (signal_dspin_false_int_m2p_out[x][0][SOUTH]); |
---|
| 1567 | clusters[x][YMAX-1]->p_dspin_int_m2p_in[NORTH] (signal_dspin_false_int_m2p_in[x][YMAX-1][NORTH]); |
---|
| 1568 | clusters[x][YMAX-1]->p_dspin_int_m2p_out[NORTH] (signal_dspin_false_int_m2p_out[x][YMAX-1][NORTH]); |
---|
[450] | 1569 | |
---|
[1002] | 1570 | clusters[x][0]->p_dspin_int_p2m_in[SOUTH] (signal_dspin_false_int_p2m_in[x][0][SOUTH]); |
---|
| 1571 | clusters[x][0]->p_dspin_int_p2m_out[SOUTH] (signal_dspin_false_int_p2m_out[x][0][SOUTH]); |
---|
| 1572 | clusters[x][YMAX-1]->p_dspin_int_p2m_in[NORTH] (signal_dspin_false_int_p2m_in[x][YMAX-1][NORTH]); |
---|
| 1573 | clusters[x][YMAX-1]->p_dspin_int_p2m_out[NORTH] (signal_dspin_false_int_p2m_out[x][YMAX-1][NORTH]); |
---|
| 1574 | |
---|
| 1575 | clusters[x][0]->p_dspin_int_cla_in[SOUTH] (signal_dspin_false_int_cla_in[x][0][SOUTH]); |
---|
| 1576 | clusters[x][0]->p_dspin_int_cla_out[SOUTH] (signal_dspin_false_int_cla_out[x][0][SOUTH]); |
---|
| 1577 | clusters[x][YMAX-1]->p_dspin_int_cla_in[NORTH] (signal_dspin_false_int_cla_in[x][YMAX-1][NORTH]); |
---|
| 1578 | clusters[x][YMAX-1]->p_dspin_int_cla_out[NORTH] (signal_dspin_false_int_cla_out[x][YMAX-1][NORTH]); |
---|
| 1579 | |
---|
| 1580 | clusters[x][0]->p_dspin_ram_cmd_in[SOUTH] (signal_dspin_false_ram_cmd_in[x][0][SOUTH]); |
---|
| 1581 | clusters[x][0]->p_dspin_ram_cmd_out[SOUTH] (signal_dspin_false_ram_cmd_out[x][0][SOUTH]); |
---|
| 1582 | clusters[x][YMAX-1]->p_dspin_ram_cmd_in[NORTH] (signal_dspin_false_ram_cmd_in[x][YMAX-1][NORTH]); |
---|
| 1583 | clusters[x][YMAX-1]->p_dspin_ram_cmd_out[NORTH] (signal_dspin_false_ram_cmd_out[x][YMAX-1][NORTH]); |
---|
| 1584 | |
---|
| 1585 | clusters[x][0]->p_dspin_ram_rsp_in[SOUTH] (signal_dspin_false_ram_rsp_in[x][0][SOUTH]); |
---|
| 1586 | clusters[x][0]->p_dspin_ram_rsp_out[SOUTH] (signal_dspin_false_ram_rsp_out[x][0][SOUTH]); |
---|
| 1587 | clusters[x][YMAX-1]->p_dspin_ram_rsp_in[NORTH] (signal_dspin_false_ram_rsp_in[x][YMAX-1][NORTH]); |
---|
| 1588 | clusters[x][YMAX-1]->p_dspin_ram_rsp_out[NORTH] (signal_dspin_false_ram_rsp_out[x][YMAX-1][NORTH]); |
---|
[450] | 1589 | } |
---|
| 1590 | |
---|
[550] | 1591 | std::cout << "North & South boundaries established" << std::endl << std::endl; |
---|
[450] | 1592 | |
---|
| 1593 | //////////////////////////////////////////////////////// |
---|
| 1594 | // Simulation |
---|
| 1595 | /////////////////////////////////////////////////////// |
---|
| 1596 | |
---|
| 1597 | sc_start(sc_core::sc_time(0, SC_NS)); |
---|
[584] | 1598 | |
---|
[450] | 1599 | signal_resetn = false; |
---|
[584] | 1600 | signal_irq_false = false; |
---|
| 1601 | |
---|
[450] | 1602 | // network boundaries signals |
---|
| 1603 | for (size_t x = 0; x < XMAX ; x++) |
---|
| 1604 | { |
---|
| 1605 | for (size_t y = 0; y < YMAX ; y++) |
---|
| 1606 | { |
---|
| 1607 | for (size_t a = 0; a < 4; a++) |
---|
| 1608 | { |
---|
[1002] | 1609 | signal_dspin_false_int_cmd_in[x][y][a].write = false; |
---|
| 1610 | signal_dspin_false_int_cmd_in[x][y][a].read = true; |
---|
| 1611 | signal_dspin_false_int_cmd_out[x][y][a].write = false; |
---|
| 1612 | signal_dspin_false_int_cmd_out[x][y][a].read = true; |
---|
[468] | 1613 | |
---|
[1002] | 1614 | signal_dspin_false_int_rsp_in[x][y][a].write = false; |
---|
| 1615 | signal_dspin_false_int_rsp_in[x][y][a].read = true; |
---|
| 1616 | signal_dspin_false_int_rsp_out[x][y][a].write = false; |
---|
| 1617 | signal_dspin_false_int_rsp_out[x][y][a].read = true; |
---|
[450] | 1618 | |
---|
[1002] | 1619 | signal_dspin_false_int_m2p_in[x][y][a].write = false; |
---|
| 1620 | signal_dspin_false_int_m2p_in[x][y][a].read = true; |
---|
| 1621 | signal_dspin_false_int_m2p_out[x][y][a].write = false; |
---|
| 1622 | signal_dspin_false_int_m2p_out[x][y][a].read = true; |
---|
| 1623 | |
---|
| 1624 | signal_dspin_false_int_p2m_in[x][y][a].write = false; |
---|
| 1625 | signal_dspin_false_int_p2m_in[x][y][a].read = true; |
---|
| 1626 | signal_dspin_false_int_p2m_out[x][y][a].write = false; |
---|
| 1627 | signal_dspin_false_int_p2m_out[x][y][a].read = true; |
---|
| 1628 | |
---|
| 1629 | signal_dspin_false_int_cla_in[x][y][a].write = false; |
---|
| 1630 | signal_dspin_false_int_cla_in[x][y][a].read = true; |
---|
| 1631 | signal_dspin_false_int_cla_out[x][y][a].write = false; |
---|
| 1632 | signal_dspin_false_int_cla_out[x][y][a].read = true; |
---|
| 1633 | |
---|
[450] | 1634 | signal_dspin_false_ram_cmd_in[x][y][a].write = false; |
---|
| 1635 | signal_dspin_false_ram_cmd_in[x][y][a].read = true; |
---|
| 1636 | signal_dspin_false_ram_cmd_out[x][y][a].write = false; |
---|
| 1637 | signal_dspin_false_ram_cmd_out[x][y][a].read = true; |
---|
| 1638 | |
---|
| 1639 | signal_dspin_false_ram_rsp_in[x][y][a].write = false; |
---|
| 1640 | signal_dspin_false_ram_rsp_in[x][y][a].read = true; |
---|
| 1641 | signal_dspin_false_ram_rsp_out[x][y][a].write = false; |
---|
| 1642 | signal_dspin_false_ram_rsp_out[x][y][a].read = true; |
---|
| 1643 | } |
---|
| 1644 | } |
---|
| 1645 | } |
---|
| 1646 | |
---|
[550] | 1647 | sc_start(sc_core::sc_time(1, SC_NS)); |
---|
| 1648 | signal_resetn = true; |
---|
[450] | 1649 | |
---|
[707] | 1650 | |
---|
| 1651 | // simulation loop |
---|
[693] | 1652 | struct timeval t1,t2; |
---|
| 1653 | gettimeofday(&t1, NULL); |
---|
[707] | 1654 | |
---|
[762] | 1655 | |
---|
| 1656 | for ( size_t n = 0; n < ncycles ; n += simul_period ) |
---|
[550] | 1657 | { |
---|
[693] | 1658 | // stats display |
---|
[714] | 1659 | if( (n % 1000000) == 0) |
---|
[693] | 1660 | { |
---|
| 1661 | gettimeofday(&t2, NULL); |
---|
| 1662 | uint64_t ms1 = (uint64_t) t1.tv_sec * 1000ULL + |
---|
| 1663 | (uint64_t) t1.tv_usec / 1000; |
---|
| 1664 | uint64_t ms2 = (uint64_t) t2.tv_sec * 1000ULL + |
---|
| 1665 | (uint64_t) t2.tv_usec / 1000; |
---|
[817] | 1666 | std::cerr << "### cycle = " << std::dec << n |
---|
[718] | 1667 | << " / frequency = " |
---|
| 1668 | << (double) 1000000 / (double) (ms2 - ms1) << "Khz" |
---|
[693] | 1669 | << std::endl; |
---|
| 1670 | |
---|
| 1671 | gettimeofday(&t1, NULL); |
---|
[1044] | 1672 | |
---|
| 1673 | // loop on all processors to display FROZEN stats |
---|
| 1674 | for ( size_t x = 0 ; x < XMAX ; x++ ) |
---|
| 1675 | { |
---|
| 1676 | for ( size_t y = 0 ; y < YMAX ; y++ ) |
---|
| 1677 | { |
---|
| 1678 | for ( size_t l = 0 ; l < NB_PROCS_MAX ; l++ ) |
---|
| 1679 | { |
---|
| 1680 | clusters[x][y]->proc[l]->print_frozen_stats(); |
---|
| 1681 | } |
---|
| 1682 | } |
---|
| 1683 | } |
---|
[693] | 1684 | } |
---|
| 1685 | |
---|
[607] | 1686 | // Monitor a specific address for one L1 cache |
---|
[959] | 1687 | // clusters[0][0]->proc[0]->cache_monitor(0x800080ULL); |
---|
[450] | 1688 | |
---|
[1002] | 1689 | // Monitor a specific address for one L2 cache (single word if second argument true) |
---|
| 1690 | // clusters[0][0]->memc->cache_monitor( 0x00FF8000ULL, false ); |
---|
[607] | 1691 | |
---|
| 1692 | // Monitor a specific address for one XRAM |
---|
[943] | 1693 | // clusters[0][0]->xram->start_monitor( 0x600800ULL , 64); |
---|
[607] | 1694 | |
---|
[764] | 1695 | if ( debug_ok and (n > debug_from) ) |
---|
[450] | 1696 | { |
---|
[550] | 1697 | std::cout << "****************** cycle " << std::dec << n ; |
---|
| 1698 | std::cout << " ************************************************" << std::endl; |
---|
[450] | 1699 | |
---|
[718] | 1700 | // trace proc[debug_proc_id] |
---|
[607] | 1701 | if ( debug_proc_id != 0xFFFFFFFF ) |
---|
[550] | 1702 | { |
---|
[802] | 1703 | size_t l = debug_proc_id & ((1<<P_WIDTH)-1) ; |
---|
| 1704 | size_t cluster_xy = debug_proc_id >> P_WIDTH ; |
---|
[607] | 1705 | size_t x = cluster_xy >> 4; |
---|
| 1706 | size_t y = cluster_xy & 0xF; |
---|
[764] | 1707 | |
---|
| 1708 | clusters[x][y]->proc[l]->print_trace(0x1); |
---|
[550] | 1709 | std::ostringstream proc_signame; |
---|
| 1710 | proc_signame << "[SIG]PROC_" << x << "_" << y << "_" << l ; |
---|
| 1711 | clusters[x][y]->signal_int_vci_ini_proc[l].print_trace(proc_signame.str()); |
---|
[450] | 1712 | |
---|
[959] | 1713 | clusters[x][y]->xicu->print_trace(1); |
---|
| 1714 | std::ostringstream xicu_signame; |
---|
| 1715 | xicu_signame << "[SIG]XICU_" << x << "_" << y; |
---|
| 1716 | clusters[x][y]->signal_int_vci_tgt_xicu.print_trace(xicu_signame.str()); |
---|
[584] | 1717 | |
---|
[972] | 1718 | // coprocessor in cluster(x,y) |
---|
[1025] | 1719 | clusters[x][y]->mwmr->print_trace(); |
---|
| 1720 | std::ostringstream mwmr_tgt_signame; |
---|
| 1721 | mwmr_tgt_signame << "[SIG]MWMR_TGT_" << x << "_" << y; |
---|
| 1722 | clusters[x][y]->signal_int_vci_tgt_mwmr.print_trace(mwmr_tgt_signame.str()); |
---|
| 1723 | std::ostringstream mwmr_ini_signame; |
---|
| 1724 | mwmr_ini_signame << "[SIG]MWMR_INI_" << x << "_" << y; |
---|
| 1725 | clusters[x][y]->signal_int_vci_ini_mwmr.print_trace(mwmr_ini_signame.str()); |
---|
| 1726 | if ( USE_MWR_CPY ) clusters[x][y]->cpy->print_trace(); |
---|
| 1727 | if ( USE_MWR_DCT ) clusters[x][y]->dct->print_trace(); |
---|
| 1728 | if ( USE_MWR_GCD ) clusters[x][y]->gcd->print_trace(); |
---|
[714] | 1729 | |
---|
[739] | 1730 | // local interrupts in cluster(x,y) |
---|
| 1731 | if( clusters[x][y]->signal_irq_memc.read() ) |
---|
[802] | 1732 | std::cout << "### IRQ_MMC_" << std::dec << x << "_" << y |
---|
[739] | 1733 | << " ACTIVE" << std::endl; |
---|
| 1734 | |
---|
[972] | 1735 | if( clusters[x][y]->signal_irq_mwmr.read() ) |
---|
| 1736 | std::cout << "### IRQ_MWR_" << std::dec << x << "_" << y |
---|
| 1737 | << " ACTIVE" << std::endl; |
---|
[802] | 1738 | |
---|
[739] | 1739 | for ( size_t c = 0 ; c < NB_PROCS_MAX ; c++ ) |
---|
| 1740 | { |
---|
[1008] | 1741 | if( clusters[x][y]->signal_proc_it[c<<2].read() ) |
---|
[802] | 1742 | std::cout << "### IRQ_PROC_" << std::dec << x << "_" << y << "_" << c |
---|
[739] | 1743 | << " ACTIVE" << std::endl; |
---|
| 1744 | } |
---|
[718] | 1745 | } |
---|
[450] | 1746 | |
---|
[718] | 1747 | // trace memc[debug_memc_id] |
---|
[607] | 1748 | if ( debug_memc_id != 0xFFFFFFFF ) |
---|
[550] | 1749 | { |
---|
[607] | 1750 | size_t x = debug_memc_id >> 4; |
---|
| 1751 | size_t y = debug_memc_id & 0xF; |
---|
[718] | 1752 | |
---|
[550] | 1753 | clusters[x][y]->memc->print_trace(0); |
---|
| 1754 | std::ostringstream smemc_tgt; |
---|
| 1755 | smemc_tgt << "[SIG]MEMC_TGT_" << x << "_" << y; |
---|
| 1756 | clusters[x][y]->signal_int_vci_tgt_memc.print_trace(smemc_tgt.str()); |
---|
| 1757 | std::ostringstream smemc_ini; |
---|
| 1758 | smemc_ini << "[SIG]MEMC_INI_" << x << "_" << y; |
---|
| 1759 | clusters[x][y]->signal_ram_vci_ini_memc.print_trace(smemc_ini.str()); |
---|
[707] | 1760 | |
---|
[550] | 1761 | clusters[x][y]->xram->print_trace(); |
---|
| 1762 | std::ostringstream sxram_tgt; |
---|
| 1763 | sxram_tgt << "[SIG]XRAM_TGT_" << x << "_" << y; |
---|
| 1764 | clusters[x][y]->signal_ram_vci_tgt_xram.print_trace(sxram_tgt.str()); |
---|
[450] | 1765 | |
---|
[1030] | 1766 | // clusters[x][y]->ram_router_cmd->print_trace(); |
---|
| 1767 | // clusters[x][y]->ram_router_rsp->print_trace(); |
---|
[707] | 1768 | } |
---|
[718] | 1769 | |
---|
| 1770 | // trace iob, iox and external peripherals |
---|
[550] | 1771 | if ( debug_iob ) |
---|
| 1772 | { |
---|
[914] | 1773 | // clusters[0][0]->iob->print_trace(); |
---|
[718] | 1774 | // clusters[0][0]->signal_int_vci_tgt_iobx.print_trace( "[SIG]IOB0_INT_TGT"); |
---|
| 1775 | // clusters[0][0]->signal_int_vci_ini_iobx.print_trace( "[SIG]IOB0_INT_INI"); |
---|
| 1776 | // clusters[0][0]->signal_ram_vci_ini_iobx.print_trace( "[SIG]IOB0_RAM_INI"); |
---|
[730] | 1777 | // signal_vci_ini_iob0.print_trace("[SIG]IOB0_IOX_INI"); |
---|
| 1778 | // signal_vci_tgt_iob0.print_trace("[SIG]IOB0_IOX_TGT"); |
---|
[450] | 1779 | |
---|
[1018] | 1780 | cdma->print_trace(); |
---|
| 1781 | signal_vci_tgt_cdma.print_trace("[SIG]CDMA_TGT"); |
---|
| 1782 | signal_vci_ini_cdma.print_trace("[SIG]CDMA_INI"); |
---|
[450] | 1783 | |
---|
[710] | 1784 | // brom->print_trace(); |
---|
[914] | 1785 | // signal_vci_tgt_brom.print_trace("[SIG]BROM_TGT"); |
---|
[450] | 1786 | |
---|
[550] | 1787 | // mtty->print_trace(); |
---|
[914] | 1788 | // signal_vci_tgt_mtty.print_trace("[SIG]MTTY_TGT"); |
---|
[450] | 1789 | |
---|
[1018] | 1790 | // disk->print_trace(); |
---|
| 1791 | // signal_vci_tgt_disk.print_trace("[SIG]DISK_TGT"); |
---|
| 1792 | // signal_vci_ini_disk.print_trace("[SIG]DISK_INI"); |
---|
[450] | 1793 | |
---|
[1002] | 1794 | #if ( USE_IOC_SDC ) |
---|
[1018] | 1795 | // card->print_trace(); |
---|
[1002] | 1796 | #endif |
---|
[714] | 1797 | |
---|
[1002] | 1798 | // mnic->print_trace( 0x000 ); |
---|
| 1799 | // signal_vci_tgt_mnic.print_trace("[SIG]MNIC_TGT"); |
---|
| 1800 | |
---|
[1018] | 1801 | fbuf->print_trace(); |
---|
| 1802 | signal_vci_tgt_fbuf.print_trace("[SIG]FBUF_TGT"); |
---|
[498] | 1803 | |
---|
[874] | 1804 | // iopi->print_trace(); |
---|
| 1805 | // signal_vci_ini_iopi.print_trace("[SIG]IOPI_INI"); |
---|
| 1806 | // signal_vci_tgt_iopi.print_trace("[SIG]IOPI_TGT"); |
---|
[965] | 1807 | |
---|
[874] | 1808 | // iox_network->print_trace(); |
---|
[450] | 1809 | |
---|
[550] | 1810 | // interrupts |
---|
[1002] | 1811 | if ( signal_irq_disk.read() ) |
---|
| 1812 | std::cout << "### IRQ_DISK ACTIVE" << std::endl; |
---|
| 1813 | |
---|
| 1814 | if ( signal_irq_mtty_rx[0].read() ) |
---|
| 1815 | std::cout << "### IRQ_MTTY_RX[0] ACTIVE" << std::endl; |
---|
| 1816 | |
---|
| 1817 | if ( signal_irq_mnic_rx[0].read() ) |
---|
| 1818 | std::cout << "### IRQ_MNIC_RX[0] ACTIVE" << std::endl; |
---|
| 1819 | |
---|
| 1820 | if ( signal_irq_mnic_tx[0].read() ) |
---|
| 1821 | std::cout << "### IRQ_MNIC_TX[0] ACTIVE" << std::endl; |
---|
[550] | 1822 | } |
---|
| 1823 | } |
---|
[450] | 1824 | |
---|
[762] | 1825 | sc_start(sc_core::sc_time(simul_period, SC_NS)); |
---|
[550] | 1826 | } |
---|
| 1827 | return EXIT_SUCCESS; |
---|
[450] | 1828 | } |
---|
| 1829 | |
---|
| 1830 | int sc_main (int argc, char *argv[]) |
---|
| 1831 | { |
---|
| 1832 | try { |
---|
| 1833 | return _main(argc, argv); |
---|
| 1834 | } catch (std::exception &e) { |
---|
| 1835 | std::cout << e.what() << std::endl; |
---|
| 1836 | } catch (...) { |
---|
| 1837 | std::cout << "Unknown exception occured" << std::endl; |
---|
| 1838 | throw; |
---|
| 1839 | } |
---|
| 1840 | return 1; |
---|
| 1841 | } |
---|
| 1842 | |
---|
| 1843 | |
---|
| 1844 | // Local Variables: |
---|
| 1845 | // tab-width: 3 |
---|
| 1846 | // c-basic-offset: 3 |
---|
| 1847 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
| 1848 | // indent-tabs-mode: nil |
---|
| 1849 | // End: |
---|
| 1850 | |
---|
| 1851 | // vim: filetype=cpp:expandtab:shiftwidth=3:tabstop=3:softtabstop=3 |
---|
| 1852 | |
---|
| 1853 | |
---|
| 1854 | |
---|