Changeset 119 for anr/section-6.1.tex
- Timestamp:
- Feb 9, 2010, 1:02:52 PM (14 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
anr/section-6.1.tex
r99 r119 3 3 4 4 The CAIRN group is an INRIA - Bretagne Atlantique project and a part of IRISA, UMR 5 6074. CAIRN members are affiliated fromUniversity of Rennes\~1 or Ecole Normale6 Supérieure de Cachan. the goal of CAIRN is to study reconfigurable system-on-chip,5 6074. CAIRN members are affiliated to University of Rennes\~1 or Ecole Normale 6 Supérieure de Cachan. The goal of CAIRN is to study reconfigurable system-on-chip, 7 7 i.e. hardware systems whose configuration may change before or even during execution. 8 To this end, CAIRN intends to approach reconfigurable architectures from three angles: 8 To this end, CAIRN intends to approach reconfigurable architectures from three 9 directions: % angles: 9 10 the invention of new reconfigurable platforms, the development of associated 10 11 transformation, compilation and synthesis tools, and the exploration of the interaction … … 36 37 Systems-on-Chip together with their basic operating system on the other end. 37 38 38 Currently, the lab contains 124 persons among whom60 PhD candidates, and runs39 Currently, the lab employs 124 persons among which 60 PhD candidates, and runs 39 40 32 ongoing French/European funded projects. 40 Since its creation in 1984, TIMA funded 7 start 41 Since its creation in 1984, TIMA funded 7 startups, patented 36 inventions 41 42 and had 243 PhD thesis defended. 42 43 … … 51 52 The Lab-STICC (Laboratoire des Sciences et Techniques de l'Information, 52 53 de la Communication, et de la Connaissance), is a French CNRS laboratory 53 (UMR 3192) that g athers 4 research centers in the west and south54 Brittany ; from the Universitï¿œ de Bretagne-Sud (UBS), the Universitï¿œde54 (UMR 3192) that groups 4 research centers in the west and south 55 Brittany: the Universit\'e de Bretagne-Sud (UBS), the Universit\'e de 55 56 Bretagne Occidentale (UBO), and Telecom Bretagne (ENSTB). 56 57 \\ … … 58 59 Digital communications, Architectures and circuits (CACS) and Knowledge, 59 60 information and decision (CID). The Lab-STICC represents a staff of 279 60 people , including 115 researchers and 113 PhD students.61 peoples, including 115 researchers and 113 PhD students. 61 62 The scientific production during the last 4 years represents 20 62 63 books, 200 journal publications, 500 conference publications, 22 … … 121 122 122 123 \xilinx is the world leader in the domain of programmable logic circuits (FPGA). 123 \xilinx develops in one hand several FPGA architectures (CoolRunner, Spartan and Virtex124 \xilinx develops on one hand several FPGA architectures (CoolRunner, Spartan and Virtex 124 125 families) and in the other hand a software solution allowing exploiting the 125 126 characteristics of these FPGA. 126 127 \parlf 127 The tools proposed can allow the designer to describe his architecture frommodeling128 The tools proposed allow the designer to describe his architecture from a modeling 128 129 language (VHDL/Verilog) to an optimized architecture implemented to the selected 129 130 technology. … … 135 136 \item RTL model optimizations. 136 137 \item Inference and generation of optimized macro blocks (Finite states machine, counter). 137 \item Boolean equations generation for random lylogic.138 \item Boolean equations generation for random logic. 138 139 \item Logical, mapping and timing optimizations. 139 140 \end{itemize} … … 141 142 The architectures developed by \xilinx offer a collection of technological primitives 142 143 (variable complexity) from simple Boolean generators (LUT) to complex DSP blocks or memory 143 and whetherconfigurable processor cores (Pico and MicroBlaze families).144 This kind of architecture allows, th us, the designer to validate different144 and even configurable processor cores (Pico and MicroBlaze families). 145 This kind of architecture allows, therefore, the designer to validate different 145 146 hardware/software possibilities in a High Level Synthesis (HLS) framework. 146 147 \parlf
Note: See TracChangeset
for help on using the changeset viewer.