Changeset 237
- Timestamp:
- Feb 16, 2010, 5:24:12 PM (15 years ago)
- Location:
- anr
- Files:
-
- 13 edited
Legend:
- Unmodified
- Added
- Removed
-
anr/section-2.1.tex
r173 r237 42 42 on chip A/D conversion, and gate counts by millions. This high logic capacity allows to implement 43 43 complex systems like multi-processors platform with application dedicated coprocessors. 44 Table~\ref{fpga_market} shows the estimation of FPGA worldwide market in the next years in44 Table~\ref{fpga_market} shows the estimation of the FPGA worldwide market in the next years in 45 45 various application domains. The ``high end'' lines concern only FPGA with high logic 46 46 capacity for complex system implementations. -
anr/section-2.2.tex
r236 r237 52 52 for FPGA synthesis. 53 53 \item[ROMA] The ROMA ANR project \cite{roma} 54 involving IRISA (CAIRN team), LIRMM, CEA List THOMSON France R\&D,54 involving IRISA (CAIRN team), LIRMM, CEA List, THOMSON France R\&D, 55 55 proposes to develop a reconfigurable processor, exhibiting high 56 56 silicon density and power efficiency, able to adapt its computing 57 57 structure to computation patterns that can be speed-up and/or 58 power efficient. The ROMA project study a pipeline -basedof58 power efficient. The ROMA project study a pipeline of 59 59 evolved low-power coarse grain reconfigurable operators to avoid 60 60 traditional overhead, in reconfigurable devices, related to the … … 66 66 % ASIP processors. 67 67 \item[TSAR] 68 The TSAR MEDEA+ project (2008-2010) involving BULL, THALES and the\upmc targets the design of a68 The TSAR MEDEA+ project (2008-2010) involving BULL, THALES and \upmc targets the design of a 69 69 % The TSAR MEDEA+ project (2008-2010) targets the design of a 70 70 scalable, coherent shared memory, multi-cores processor architecture, and uses the SoCLib … … 118 118 COACH will address new embedded systems architectures by allowing the design of 119 119 Multi-Core Systems-on-Chip (possibly heterogeneous) on FPGA according to the design 120 constraints and objectives (real-time, low-power). It will permit to designcomplex SoC120 constraints and objectives (real-time, low-power). It will permit designing complex SoC 121 121 based on IP cores (memory, peripherals, network controllers, communication processors), 122 122 running Embedded Software, as well as an Operating System with associated middleware and … … 126 126 % 127 127 \item[Axis 2] \textit{Infrastructures pour l'Internet, le calcul intensif ou les services} \\ 128 COACH will address High-Performance Computing (HPC) by helping designer to accelerate an128 COACH will address High-Performance Computing (HPC) by helping designers to accelerate an 129 129 application running on a PC by migrating critical parts into a SoC implemented on an FPGA 130 130 plugged to the PC bus (through a communication link like PCI/X). COACH will reduce the designer -
anr/section-2.tex
r172 r237 1 Embedded systems (SoC and MPSoC) became an inevitable evolution in microelectronic industry.1 Embedded systems (SoC and MPSoC) became an inevitable evolution in the microelectronic industry. 2 2 Due to the exploding fabrication costs, the ASIC technology (Application Specific Integrated Circuit) 3 3 is not an option for SMEs (Small and Medium Enterprises). … … 21 21 The COACH project will leverage on the expertise gained in the field of virtual prototyping 22 22 with the SoCLib platform, to propose a new design flow based on a small number of architectural templates. 23 An architectural template is a generic, paramet rized architecture, relying on a predefined library23 An architectural template is a generic, parameterized architecture, relying on a predefined library 24 24 of IP cores. 25 25 Besides using a specific collection of general purpose IP cores (such as processors cores, -
anr/section-3.1.tex
r235 r237 8 8 \subsubsection{High Performance Computing} 9 9 % Un marché bouffé par les archi GPGPU tel que le FERMI de NvidiaCUDA programming language 10 High-Performance Computing (HPC) world is composed of three main families of architectures:10 The High-Performance Computing (HPC) world is composed of three main families of architectures: 11 11 many-core, GPGPU (General Purpose computation on Graphics Unit Processing) and FPGA. 12 The two firstfamilies are dominating the market by taking benefit12 The first two families are dominating the market by taking benefit 13 13 of the strength and influence of mass-market leaders (Intel, Nvidia). 14 14 %such as Intel for many-core CPU and Nvidia for GPGPU. … … 51 51 \subsubsection{System Synthesis} 52 52 Today, several solutions for system design are proposed and commercialized. 53 The existing commercial or free tools do esnot53 The existing commercial or free tools do not 54 54 cover the whole system synthesis process in a full automatic way. Moreover, 55 55 they are bound to a particular device family and to IPs library. … … 84 84 set of constraints (area, power, frequency, ...) to a micro-architecture at 85 85 Register Transfer Level (RTL). 86 Several academic and commercial tools are today available. Most common86 Several academic and commercial tools are today available. The most common 87 87 tools are SPARK~\cite{spark04}, GAUT~\cite{gaut08}, UGH~\cite{ugh08} in the 88 88 academic world and CATAPULTC~\cite{catapult-c}, PICO~\cite{pico} and 89 CYNTHETIZER~\cite{cynthetizer} in commercial world. Despite their89 CYNTHETIZER~\cite{cynthetizer} in the commercial world. Despite their 90 90 maturity, their usage is restrained by \cite{IEEEDT} \cite{CATRENE} \cite{HLSBOOK}: 91 91 \begin{itemize} … … 98 98 designs are multi-constrained, 99 99 Moreover, low power consumption constraint is mandatory for embedded systems. 100 However, it is not yet well handled or not handle at all by the synthesis tools already available,100 However, it is not yet well handled or not handled at all by the synthesis tools already available, 101 101 \item The parallelism is extracted from initial algorithmic specification. 102 102 To get more parallelism or to reduce the amount of required memory in the SoC, the user … … 106 106 pipelining, current HLS tools do not provide support for design space exploration neither 107 107 through automatic loop transformations nor through memory mapping, 108 \item Despite they havethe same input language (C/C++), they are sensitive to the style in109 which the algorithm is written. Consequently, engineering work is required to swap from108 \item Despite having the same input language (C/C++), they are sensitive to the style in 109 which the algorithm dis written. Consequently, engineering work is required to swap from 110 110 a tool to another, 111 111 \item They do not respect accurately the frequency constraint when they target an FPGA device. 112 112 Their error is about 10 percent. This is annoying when the generated component is integrated 113 in a SoC since it will slow down the hole system.113 in a SoC since it will slow down the whole system. 114 114 \end{itemize} 115 115 Regarding these limitations, it is necessary to create a new tool generation reducing the gap -
anr/section-3.2.tex
r235 r237 113 113 the required performance of a coprocessor (clock frequency, maximum cycles for 114 114 a given computation, power consumption, etc) are imposed by the other system 115 components. The challenge is to allow user to control accurately the synthesis115 components. The challenge is to allow the user to control accurately the synthesis 116 116 process. For instance, the clock frequency must not be a result of the RTL synthesis 117 117 but a strict synthesis constraint. -
anr/section-4.1.tex
r183 r237 60 60 is done through \verb!CSG! (figure~\ref{archi-csg}). 61 61 \parlf 62 The project is split into 8 tasks numbered from 1 to 8. The reare described63 below and detailledin section \ref{task-description}.62 The project is split into 8 tasks numbered from 1 to 8. They are described 63 in short below and in detail in section \ref{task-description}. 64 64 \begin{description} 65 65 \item[Task-1: \textit{Project management}] -
anr/section-5.tex
r196 r237 2 2 3 3 The COACH project will bring new scientific results in various fields, such as high level synthesis, 4 hardware/software codesign, virtual prototyping, har ware oriented compilation techniques,4 hardware/software codesign, virtual prototyping, hardware oriented compilation techniques, 5 5 automatic parallelisation, etc. These results will be published in relevant International 6 6 Conferences, namely DATE, DAC, or ICCAD. … … 15 15 16 16 Following the general policy of the SoCLib platform, the COACH project will be an 17 open infrastructure, and the COACH tools and libraries will available in the framework17 open infrastructure, and the COACH tools and libraries will be available in the framework 18 18 of the SoCLib WEB server. This server will be maintened by the UPMC/LIP6 laboratory. 19 19 -
anr/task-0.tex
r231 r237 32 32 Global management of the project at all the 33 33 levels: progress monitoring, record keeping, meeting organization, review 34 organization, the writ ting of the review reports.34 organization, the writing of the review reports. 35 35 \end{livrable} 36 \subtask This \ST consists managing the project at the partner level.36 \subtask This \ST consists in managing the project at the partner level. 37 37 It includes mainly the progress monitoring, the record keeping the participation to the 38 38 project meetings and the communication with the project leader and the other partners. -
anr/task-1.tex
r231 r237 109 109 \setMacroInAuxFile{specXilinxOptimization} 110 110 This deliverable consists in optimizing the VHDL generated from \xcoachplus format 111 (deliverable \novers{\specXcoachToVhdl}) tothe \xilinx RTL synthesis tools.111 (deliverable \novers{\specXcoachToVhdl}) for the \xilinx RTL synthesis tools. 112 112 \ubs will provide several examples of VHDL source files generated from \xcoachplus, 113 113 with explanations about generation process of main data structures used in VHDL sources, -
anr/task-2.tex
r217 r237 11 11 Its is described on figure~\ref{archi-csg}. 12 12 Its objective is to allow the system designer to explore the design space by 13 quickly prototyping and then to automatically generate the FPGA-SoC system .13 quickly prototyping and then to automatically generate the FPGA-SoC systems. 14 14 This task consists of 15 15 \begin{itemize} … … 23 23 This task being based on the SoCLib platform, a first release will be delivered at $T0+12$ 24 24 to allow the demonstrators to start working. 25 This release will include the standard communication schemes (base on SoCLib MWMR component)25 This release will include the standard communication schemes (based on SoCLib MWMR component) 26 26 and support the neutral architectural template for prototyping and hardware generation. 27 27 \end{objectif} -
anr/task-3.tex
r224 r237 63 63 \begin{livrable} 64 64 \itemV{0}{6}{d}{\Slip}{Method, Preliminary Definition} 65 Description and specification workconstruction method for programs with65 Description and specification of a process construction method for programs with 66 66 polyhedral loops. 67 67 \itemL{30}{36}{d}{\Slip}{Process generation method}{10:0:9} -
anr/task-5.tex
r231 r237 25 25 26 26 The low level hardware transmission support will be the PCI/X bus which allows high bit-rate 27 transfers. The reasons of this choice sare that both \altera and \xilinx provide PCI/X IP for27 transfers. The reasons of this choice are that both \altera and \xilinx provide PCI/X IP for 28 28 their FPGA and that GPU HPC softwares use also it. 29 29 %This will allow us at least to be inspired by GPU communication schemes and may be to reuse … … 90 90 \begin{livrable} 91 91 \itemL{24}{36}{x}{\Supmc}{CSG support for \ganttlf reconfiguration}{0:0:2} 92 Modification of CSG software to support statically reconfigurable task.92 Modification of the CSG software to support statically reconfigurable tasks. 93 93 \itemL{18}{36}{x}{\Stima}{CSG module for \ganttlf dynamic reconfiguration}{0:4:12} 94 This livrable is a CSG module allowing to partition the task graph on94 This livrable is a CSG module allowing to partition the task graph along 95 95 the dynamic partial reconfiguration regions. The resulting task-region assignement 96 96 is directly used for generation of bitstreams. The module also produces reconfiguration -
anr/task-7.tex
r231 r237 5 5 % 6 6 \begin{objectif} 7 This task rel ies to the diffusion of the project results.7 This task relates to the diffusion of the project results. 8 8 The objective is to ensure the COACH dissemination by publishing on a public WEB site all 9 9 the information that a COACH user requires. … … 20 20 % 21 21 \begin{workpackage} 22 \subtask This \ST rel ies to the management of the WEB site and to the distribution of22 \subtask This \ST relates to the management of the WEB site and to the distribution of 23 23 the COACH releases. 24 24 \begin{livrable}
Note: See TracChangeset
for help on using the changeset viewer.