source:

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @416   12 years porquet it's 64 bytes and not 16 bytes (16 is the number of words in a cache block)
(edit) @415   12 years cfuguet Modifications in soft/tsar_boot: - Fixing indentation problems in …
(edit) @414   12 years porquet oups in segmentation.h
(edit) @413   12 years porquet tsar_boot: new conf directory for platform 'tsarv4_mono_mmu_ioc'
(edit) @412   12 years porquet boot_tsar: bug fix and more debug
(edit) @411   12 years porquet tsar_boot: let the user have a custom conf file to avoid repeating …
(edit) @410   12 years porquet add a new platform tsarv4 - mono mipsel32 - xicu, blockdevice, tty …
(edit) @409   12 years alain Cosmetic
(edit) @408   12 years alain Introducing support for several segments (required by tsar_generic_iob …
(edit) @407   12 years porquet add missing header (for ::read, ::write, etc.)
(edit) @406   12 years cfuguet Introducing USE_DT (true by default) option in tsar_boot makefile
(edit) @405   12 years fraga VCI_IO_BRIDGE: Adding some casts to handle the different VCI fields …
(edit) @404   12 years alain Updating the tsar_generic_sbar platform to comply with the new DSPIN …
(edit) @403   12 years alain Updating vci_cc_vcache_wrapper and vci_mem_cache to comply with the …
(edit) @402   12 years alain Bug fix : the segment allocated to the NIC controller was too small.
(edit) @401   12 years alain Bug fix : VCI BE when DATA = 64 bits
(edit) @400   12 years alain Introducing support for VCI DATA 64 bits.
(edit) @399   12 years bouyer Sync with reality: we have only one processor on the de2-115 and we'll …
(edit) @398   12 years bouyer Use 128bits transfers at the SPI controller level when possible; this …
(edit) @397   12 years alain Fixing a wrong merge during commit.
(edit) @396   12 years alain Major evolution of platform "tsar_generic_xbar" to support 40 bits …
(edit) @395   12 years alain ntroducing support for 40 bits physical addresses.
(edit) @394   12 years alain ntroducing support for 40 bits physical addresses.
(edit) @393   12 years alain Introducing support for addresses larger than 32 bits.
(edit) @392   12 years alain Introducing support for physical addresses larger than 32 bits. A new …
(edit) @391   12 years lambert Bug fix in Vci_mem_cache : * When line evicion in write fsm to …
(edit) @390   12 years cfuguet Reactivating commented command in the Makefile of the tsar_boot
(edit) @389   12 years cfuguet Modifying the tsar_generic_xbar: - Modifying the metadata and the …
(edit) @388   12 years cfuguet Modifications in tsar/trunk/softs/tsar_boot: - Improving the …
(edit) @387   13 years joannou Bugfix in DCACHE_CC_UPDT (test on r_dcahe_cc_send_req instead of …
(edit) @386   13 years alain New release supporting the tsar_generic_xbar platform with 64 bits …
(edit) @385   13 years alain VCI port to XRAM switched to DATA == 64 bits => two template …
(edit) @384   13 years joannou Bugfix in vci_cc_vcache_wrapper : * Made cache flush states …
(edit) @383   13 years haoliu bug fix in dcache fsm: in state DCACHE_MISS_CLEAN, we should use the …
(edit) @382   13 years alain Removing compilation warnings.
(edit) @381   13 years alain Removing a warning in constructor
(edit) @380   13 years simerabe Another bugfix
(edit) @379   13 years alain Code polishing
(edit) @378   13 years joannou Introducing tsar_generic_xbar platform
(edit) @377   13 years joannou Introducing vci_cc_vcache_wrapper and vci_mem_cache components in …
(edit) @376   13 years joannou Introducing dspin_dhccp_param class in communication directory
(edit) @375   13 years joannou Introducing vci_io_bridge component
(edit) @374   13 years joannou Introducing vci_block_device_tsar component
(edit) @373   13 years joannou Reintroducing softs : * tests_cc_vcache * tsar_boot
(edit) @372   13 years joannou Remove from trunk all obsolete components (saved in branch v4)
(edit) @371   13 years joannou Create TsarV4 branch from trunk as of now
(edit) @370   13 years joannou In tsarv5_generic_mmu : * top.cpp : go look for hard_config.h in …
(edit) @369   13 years joannou Bugfix in vci_cc_vcache_wrapper v5 : forgot to copy the nline when …
(edit) @368   13 years cfuguet Modification in tsar/trunk/softs/tsar_boot Writing the carriage …
(edit) @367   13 years cfuguet Modification in v5/vci_mem_cache Aligning to left the SRCID into the …
(edit) @366   13 years joannou In vci_cc_vcache_wrapper v5, * now using the new generic_cache_tsar …
(edit) @365   13 years joannou In generic_cache_tsar, added a new write_dir function that does not …
(edit) @364   13 years haoliu Bug fix in dcache fsm, in dcache_xtn_dc_inval_go state, set the slot …
(edit) @363   13 years joannou In tsarv5_generic_mmu platform, in tsar cluster, added l_width to …
(edit) @362   13 years cfuguet Bugfix in vci_mem_cache: In function "copy()" of the xram_transaction …
(edit) @361   13 years cfuguet Bugfix in vci_mem_cache_v4: In function "copy()" of the …
(edit) @360   13 years joannou In tsarv5_generic_mmu platform (tsarcluster): * connected vci to dspin …
(edit) @359   13 years joannou bugfix : correctly updating the r_preempt register
(edit) @358   13 years simerabe bugfix : preempt in case of broadcast, palloc in case of single flit
(edit) @357   13 years simerabe fixbug : test on eop in case of single_flit coherence request
(edit) @356   13 years cfuguet Modifying comments in the dspin_dhccp_param to comply the type …
(edit) @355   13 years joannou In vci_cc_vcache_wrapper v5 - added check for p_dspin_in.write in …
(edit) @354   13 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing condition in …
(edit) @353   13 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing fifo get in case of …
(edit) @352   13 years cfuguet Bugfix in vci_cc_vcache_wrapper_v4: In case of SC or CAS command, the …
(edit) @351   13 years joannou Got rid of intermediate v5 version. _dspin_coherence versions changed …
(edit) @350   13 years alain Introducing Platform tsarv5_dspin_array, that can be used for TSAR …
(edit) @349   13 years cfuguet Rearranging addresses in the function pointer table to keep backward …
(edit) @348   13 years cfuguet Adding the boot_putc and the boot_getc in the functions pointer table …
(edit) @347   13 years cfuguet Introducing dcache line invalidation mechanism in the boot_ioc_read …
(edit) @346   13 years alain New contructors for vci_mem_cache & vci_cc_vcache, as we don't need …
(edit) @345   13 years alain Introducing the cluster component in tsarv5_generic_mmu platform.
(edit) @344   13 years alain Introducing the tsarv5_generic_mmu platform.
(edit) @343   13 years cfuguet Using the Xicu SOFT IRQs (IPIs). Adding them on the Xicu constructor
(edit) @342   13 years joannou Introducing tsar_generic_mmu_dspin_coherence platform (ring dspin for …
(edit) @341   13 years joannou In vci_cc_vcache_wrapper_dspin_coherence, DCACHE_TLB_PTE1_MISS and …
(edit) @340   13 years cfuguet Erasing always false condition in the if statement of the …
(edit) @339   13 years cfuguet Erasing always false condition in the if statement of the …
(edit) @338   13 years joannou * In vci_cc_vcache_wrapper_dspin_coherence, modified both states …
(edit) @337   13 years joannou In generic_cache_tsar, added new read function that returns 2 32bits …
(edit) @336   13 years cfuguet Bug fix in the vci_cc_vcache_wrapper and vci_mem_cache components (and …
(edit) @335   13 years joannou Added llsc table initialization in both vci_mem_cache and …
(edit) @334   13 years joannou Separated stat counters resets from internal registers resets
(edit) @333   13 years joannou - In vci_cc_vcache_wrapper_dspin_coherence : initializing …
(edit) @332   13 years joannou Updated top.cpp in tsar_mono_mmu_dspin_coherence to respect new file …
(edit) @331   13 years joannou Renaming all files form vci_cc_vcache_wrapper_dspin_coherence and …
(edit) @330   13 years joannou * Commented debug in dspin_local_ring_fast_c * Added test on plen …
(edit) @329   13 years joannou Added test on INST/DATA for the CLACK in the …
(edit) @328   13 years cfuguet Including TYPE_CLEANUP_ACK_INST and TYPE_CLEANUP_ACK_DATA in the …
(edit) @327   13 years simerabe introducing topcell examples using dspin ring interconnect
(edit) @326   13 years simerabe introducing 2 new components : simple and local ring interconnect …
(edit) @325   13 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence : - consume fifo in …
(edit) @324   13 years joannou updated the test_interrupt_delayslot : now testing for several delay values
(edit) @323   13 years joannou removed unusefull flipflop r_*cache_cc_fifo_done + syntax correction …
(edit) @322   13 years cfuguet Erasing binary generated files in tests_ccvcache_v4/test_sync from the repo
(edit) @321   13 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence in coherence type checking
(edit) @320   13 years cfuguet vci_mem_cache_dspin_coherence: - Fixing typo error in …
(edit) @319   13 years cfuguet Fix bug in vci_mem_cache_dspin_coherence. The write signal in the …
(edit) @318   13 years joannou vci_cc_vcache_wrapper_dspin_coherence now use DspinDhccpParam::* types …
(edit) @317   13 years cfuguet Introducing missing debug strings in the vci_mem_cache cpp file
Note: See TracRevisionLog for help on using the revision log.