source: trunk/platforms

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @175   14 years kane vci_cc_xcache_wrapper_v4 : suppress one state (CC_UPDATE)
(edit) @172   14 years alain
(edit) @169   14 years simerabe adding parameters for new vci_cc_xcache_wrapper_v4 version (cmp)
(edit) @168   14 years alain Moving to the vci_cc_xcache_wrapper_v4 implementing the multicores …
(edit) @167   14 years kane delete all timeout reference (multi write buffer)
(edit) @166   14 years kane (1) add modif from previous version (before merging), (2) add two …
(edit) @165   14 years kane In vci_cc_xcache_wrapper : (1) fix compilation directive, (2) replace …
(edit) @156   14 years alain Moving the sof_filter and soft_transpose software applications to the …
(edit) @155   14 years alain ntroducing the tsarv4_generic_ring platform
(edit) @154   14 years alain Introducing the tsarv4_generic_xbar platform
(edit) @152   15 years kane Re add vci_cc_xcache_wrapper_v4 "multi-cache" edition and (1) fix …
(edit) @144   15 years kane in vci_cc_xcache_wrapper_v4 : (1) Fix bug in MISS_VICTIM state, (2) …
(edit) @143   15 years kane fix bug in ccxcachev4, save cpu_info in memcachev4
(edit) @140   15 years kane yAjout du multi_cache : plusieurs processeur peuvent ce partager le …
(edit) @137   15 years simerabe replacing old ring versions with new one
(edit) @134   15 years kane add multi write buffer in cc_xcache_v4
(edit) @133   15 years choichil Platform with more parameters
(edit) @121   15 years choichil Generic platform for VDSPIN tests and measurements
(edit) @117   15 years alain Introducing two generic hardware platforms: - tsarv4_vgmn_generic_32 - …
(edit) @112   15 years choichil Platform that works…
(edit) @107   15 years guthmull Add a simple TsarV4 platform
(edit) @105   15 years choichil PF ended
(edit) @103   15 years choichil Platform using vci_simple_ram which is not the svn working copy (allow …
(edit) @100   15 years choichil Deleting modelsim files
(edit) @99   15 years choichil Platform without targets
(edit) @97   15 years choichil Draft of new platform with VciSyntheticInitiator? and VDSPIN
(edit) @95   15 years choichil Platform with DMA and FB
(edit) @94   15 years choichil Deleting work directory
(edit) @93   15 years choichil Platform with DMA
(edit) @92   15 years choichil Platform with DMA VHDL
(edit) @87   15 years simerabe platform for new vdspin_router/vci_local_ring_fast
(edit) @86   15 years simerabe simple_ring_fast platform
(edit) @85   15 years simerabe removing duplicate ring_signals_2
(edit) @46   15 years alain
(edit) @43   15 years guthmull Don't generate the software
(edit) @42   15 years guthmull Add a pf similar to the fpga one
(edit) @30   16 years nipo Fix netlist
(edit) @28   16 years nipo Set outdir to '.' to make sccom happy
(edit) @27   16 years guthmull Add v1 phys platform
(edit) @25   16 years nipo Uniformize 40 bit addresses
(edit) @24   16 years nipo Remove loggers
(edit) @23   16 years nipo Add non coherent platform
(edit) @22   16 years bouyer Fix CPU address
(edit) @21   16 years nipo Add DSX-based platform definition
(edit) @10   16 years simerabe changing broadcast offset on vci_ring_initiator
(edit) @9   16 years simerabe updating multi-cluster platform
(edit) @8   16 years simerabe new ring components for systemcass
(add) @3   16 years nipo Import platforms
Note: See TracRevisionLog for help on using the revision log.