source: branches

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @344   13 years alain Introducing the tsarv5_generic_mmu platform.
(edit) @343   13 years cfuguet Using the Xicu SOFT IRQs (IPIs). Adding them on the Xicu constructor
(edit) @342   13 years joannou Introducing tsar_generic_mmu_dspin_coherence platform (ring dspin for …
(edit) @341   13 years joannou In vci_cc_vcache_wrapper_dspin_coherence, DCACHE_TLB_PTE1_MISS and …
(edit) @339   13 years cfuguet Erasing always false condition in the if statement of the …
(edit) @338   13 years joannou * In vci_cc_vcache_wrapper_dspin_coherence, modified both states …
(edit) @336   13 years cfuguet Bug fix in the vci_cc_vcache_wrapper and vci_mem_cache components (and …
(edit) @335   13 years joannou Added llsc table initialization in both vci_mem_cache and …
(edit) @333   13 years joannou - In vci_cc_vcache_wrapper_dspin_coherence : initializing …
(edit) @332   13 years joannou Updated top.cpp in tsar_mono_mmu_dspin_coherence to respect new file …
(edit) @331   13 years joannou Renaming all files form vci_cc_vcache_wrapper_dspin_coherence and …
(edit) @330   13 years joannou * Commented debug in dspin_local_ring_fast_c * Added test on plen …
(edit) @329   13 years joannou Added test on INST/DATA for the CLACK in the …
(edit) @328   13 years cfuguet Including TYPE_CLEANUP_ACK_INST and TYPE_CLEANUP_ACK_DATA in the …
(edit) @327   13 years simerabe introducing topcell examples using dspin ring interconnect
(edit) @326   13 years simerabe introducing 2 new components : simple and local ring interconnect …
(edit) @325   13 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence : - consume fifo in …
(edit) @323   13 years joannou removed unusefull flipflop r_*cache_cc_fifo_done + syntax correction …
(edit) @321   13 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence in coherence type checking
(edit) @320   13 years cfuguet vci_mem_cache_dspin_coherence: - Fixing typo error in …
(edit) @319   13 years cfuguet Fix bug in vci_mem_cache_dspin_coherence. The write signal in the …
(edit) @318   13 years joannou vci_cc_vcache_wrapper_dspin_coherence now use DspinDhccpParam::* types …
(edit) @317   13 years cfuguet Introducing missing debug strings in the vci_mem_cache cpp file
(edit) @316   13 years joannou Introducing new tsar_mono_mmu_dspin_coherence platform Same as …
(edit) @315   13 years joannou Introducing new dspin interface for …
(edit) @313   13 years cfuguet Erasing useless template parameters for the …
(edit) @312   13 years cfuguet Updating width of the way index in DSPIN coherence flits. Using 2 bits …
(edit) @311   13 years cfuguet Including GET and SET methods for the FROM_L1_BC and FROM_MC_BC bit in …
(edit) @310   13 years cfuguet Introducing FROM_L1_BC and FROM_MC_BC in dspin param class to access …
(edit) @309   13 years joannou Bugfix : typo in component name (was 'dhcpp', is now 'dhccp')
(edit) @308   13 years cfuguet Fixing parameter name error in metadata of vci_mem_cache
(edit) @307   13 years cfuguet Including vci_mem_cache v5 using dspin interface for the coherence …
(edit) @306   13 years joannou Added tsar_mono_mmu and tsar_generic_mmu platforms
(edit) @305   13 years joannou In vci_mem_cache component: Adding an assert for cleanup commands …
(edit) @304   13 years joannou Bug fixing in vci_cc_vcache_wrapper component : - In TGT_RSP_DCACHE, …
(edit) @300   13 years joannou Moved tsar modules vci_cc_vcache_wrapper and vci_mem_cache under the …
(edit) @299   13 years alain bug fixing: coherence interrupt must be taken in the MISS_DIR_UPDT states.
(edit) @296   13 years alain introducing major modifications in vci_cc_vcache_wrappers - remove …
(edit) @295   13 years cfuguet Introducing branches/v5/ components directory. This branch will be …
(add) @294   13 years cfuguet Creating branch repertory for the TSAR svn repository. Copying the …
Note: See TracRevisionLog for help on using the revision log.