source: trunk

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @280   12 years bouyer Remove unused base_addresses
(edit) @279   12 years cfuguet Introducing multi block read in the ioc_read function for the FPGA platform
(edit) @278   12 years bouyer The ring is cpu-ungry, so give one thread per ring when running under …
(edit) @277   12 years cfuguet Fixing bug in the alloc dir FSM. The READ FSM release the lock on the …
(edit) @276   12 years bouyer A boot loader to be stored in ROM of a TSAR platform. Based on Cesar …
(edit) @275   12 years bouyer This VHDL implementation uses rings, use rings here too.
(edit) @274   12 years bouyer Add a platform describing as closely as possible the hardware that is …
(edit) @273   12 years cfuguet Modificating the VCI Memory Cache to align the VHDL and the SOCLIB …
(edit) @272   12 years bouyer Fix writes: - properly compute r_buf_address, + has highter priority …
(edit) @271   12 years bouyer Remove useless file.
(edit) @270   12 years haoliu fix bug for test_sync
(edit) @269   12 years haoliu fix bug for test_sync
(edit) @268   12 years bouyer Dummy commit to test post-commit hook
(edit) @267   12 years bouyer Forced commit to test post-commit-hook
(edit) @266   12 years bouyer Sync with reality
(edit) @265   12 years bouyer Update/add 2 new tests, from tests_mips32_vcache: test_llsc: check …
(edit) @264   12 years bouyer We have big servers, so use some parallelism here
(edit) @263   12 years alain Introducing a network controller (vci_multi_nic) in the I0 cluster.
(edit) @262   12 years alain Bug fixing: The handling of L/R bit update has been modified in DCACHE …
(edit) @261   12 years alain The tsarv4_generic_mmu platform has been modified to use the …
(edit) @260   12 years alain The vci_block_device_tsar_v4 component has been modified to support …
(edit) @259   12 years almaless Introduce ALMOS used platforms for TSAR. See the package's README …
(edit) @258   12 years almaless Introduce a vci profiler for TSAR direct network
(edit) @257   12 years almaless - Adding two arguments: BLKSZ (sector size) and THREADS (OpenMP …
(edit) @256   12 years almaless Increase the set of allowed sector sizes until small-page size
(edit) @255   12 years alain Two modifications in the "tsarv4_generic_mmu" platform: 1) improving …
(edit) @254   12 years alain Two modifications: 1/ fixing a bug in the DCACHE_CC_INVAL state, …
(edit) @253   12 years meunier Added the display of the name of the component in the vci_cc_vcache_v4 …
(edit) @252   12 years meunier Minor changes on the soft_filter. This version works on tsar …
(edit) @251   12 years cfuguet Add the r_tgt_dcache_rsp and r_tgt_icache_rsp in the condition to go …
(edit) @250   12 years alain Removing parasitic constructor message.
(edit) @249   12 years meunier Formatting of topcell and cluster files
(edit) @248   12 years meunier Updates in the soft_filter application (bug corrections, formatting, …
(edit) @247   12 years cfuguet Introducing new CLEANUP transaction address specification in the …
(edit) @246   12 years cfuguet Bug fix in IXR_RSP FSM. Erroneous condition for the error verification
(edit) @245   12 years alain ntroducing a segmentation violation checking
(edit) @244   12 years meunier soft_transpose update to match platform changes
(edit) @243   12 years fraga Adding platform using vci_io_bridge
(edit) @242   12 years fraga Reparing erroneous commit
(edit) @241   12 years fraga Adding platform using vci_io_bridge
(edit) @240   12 years fraga Adding component vci_io_bridge
(edit) @239   12 years cfuguet Bug fix: When there is a pending write in the stage 1 of the write …
(edit) @238   12 years fraga Changing ICACHE TLB MISS requests priority in DCACHE_IDLE. Now, the …
(edit) @237   12 years haoliu fix bug in state DCACHE_TLB_GET_PTE1_UPDT and DCACHE_TLB_GET_PTE2_UPDT
(edit) @236   12 years haoliu fix bug in state ICACHE_XTN_CACHE_INVAL_VA*
(edit) @235   13 years haoliu BUG FIX: In the ICACHE FSM, state ICACHE_XTN_CACHE_FLUSH
(edit) @234   13 years almaless Bug-fix: use the loader's reference instead a copy of it. The ram …
(edit) @233   13 years alain Fixing a bug in the DCACHE_IDLE state: The coherence request were not …
(edit) @232   13 years alain Introducing the elementary tests for a TSAR mono-cluster …
(edit) @231   13 years alain Fixing a bug in CLEANUP_FSM : The r_dcache_cleanup_req flip-flop must …
(edit) @230   13 years alain Fixing a bug in the LL reservation registration
(edit) @229   13 years alain bug fix
(edit) @228   13 years alain Fixing a bug in the INIT_FSM (in case of write on disk)
(edit) @227   13 years alain Fixinng a bug in the handling of the generic_cam to support pipelined …
(edit) @226   13 years cfuguet New tsar v1 monocluster platform
(edit) @225   13 years bouyer Normalize trace: address and data in hex, the rest (way/set/trdid/etc) …
(edit) @224   13 years bouyer Normalize trace message: address, data and byte enable in hex, …
(edit) @223   13 years alain Fixing a bub in SC_FSM: The write was done too sytematically in the …
(edit) @222   13 years bouyer make the cache monitor function print the FSM state which does the …
(edit) @221   13 years alain
(edit) @220   13 years alain
(edit) @219   13 years alain
(edit) @218   13 years alain
(edit) @217   13 years alain Fixing a bug in the DCACHE_INVALTLB_SCAN sub-FSM: It requires a …
(edit) @216   13 years bouyer BLOCK_DEVICE_BLOCK_SIZE should return the block size in bytes, not …
(edit) @215   13 years alain Introducing start_monitor() & stop_monitor() methods in vci_mem_cache_v4
(edit) @214   13 years bouyer Add iss_set_debug_mask() method, used to set the iss's debug mask.
(edit) @213   13 years bouyer DCACHE_DIRTY_SC_WAIT: when the SC fails, send a cleanup as we …
(edit) @212   13 years bouyer Introduce read_neutral(), which returns a directory entry without …
(edit) @211   13 years bouyer cache_monitor(): monitor the icache as well as the dcache Add missing …
(edit) @210   13 years bouyer cache_monitor(): use read_neutral(), this should not change the cache …
(edit) @209   13 years bouyer Initialize all variables that will be used later
(edit) @208   13 years alain Introducing a mono-processor architecture using the cc_xcache_v4
(edit) @207   13 years alain Introducing a mono-pprocesseur architecture using cc_vcache_V4
(edit) @206   13 years alain bug fixing
(edit) @205   13 years alain bug fixing
(edit) @204   13 years alain bugs fix
(edit) @203   13 years alain
(edit) @202   13 years alain
(edit) @201   13 years alain fixing a malicious bug in ICAHE FSM : bad handling of the speculative …
(edit) @200   13 years alain
(edit) @199   13 years almaless Listen to CC-Requests while waiting
(edit) @198   13 years almaless Undoing change committed in r197
(edit) @197   13 years almaless Listen to CC-Requests while waiting
(edit) @196   13 years alain Fixing 2 bugs: 1/ The coherence requests must be taken in state …
(edit) @195   13 years almaless bug-fix in dcache
(edit) @194   13 years almaless bug-fix
(edit) @193   13 years almaless Add missing break
(edit) @192   13 years cfuguet Cleanup transaction modification
(edit) @191   13 years cfuguet Cleanup transaction modification
(edit) @190   13 years zzhang fix some bugs in vdspin platform
(edit) @189   13 years alain Introducing tsarv4_generic_mmu platform
(edit) @188   13 years alain A maitainable version removing the multi-caches feature.
(edit) @187   13 years alain
(edit) @186   13 years alain
(edit) @185   13 years alain
(edit) @184   13 years alain mproving the debug mechanisms
(edit) @183   13 years alain Introducing vci_cc_vcache_v4
(edit) @182   13 years choichil Replacing simple_ram to synthetic_target
(edit) @181   13 years choichil Adding synthetic target made from vci_simple_ram
Note: See TracRevisionLog for help on using the revision log.