[23] | 1 | \begin{taskinfo} |
---|
| 2 | \let\UPMC\leader |
---|
| 3 | \let\IRISA\enable |
---|
[49] | 4 | \let\TIMA\enable |
---|
[113] | 5 | \let\XILINX\enable |
---|
[23] | 6 | \end{taskinfo} |
---|
| 7 | % |
---|
| 8 | \begin{objectif} |
---|
[39] | 9 | This task deals with the prototyping and the generation of FPGA-SoC digital systems. |
---|
[36] | 10 | Its is described on figure~\ref{archi-csg}. |
---|
| 11 | Its objective is to allow the system designer to explore the system space design by |
---|
| 12 | quickly prototyping and then to generate automatically the FPGA-SoC system. |
---|
[23] | 13 | This task consists of |
---|
| 14 | \begin{itemize} |
---|
[108] | 15 | \item the development of all the missing components (SytemC models and/or synthesizable VHDL models |
---|
| 16 | of the IP-cores), |
---|
[112] | 17 | \item the configuration and the development of drivers \mustbecompleted{FIXME:: driver de quoi ???} |
---|
[108] | 18 | of the operating systems, |
---|
| 19 | \item the CSG software that generates the SystemC simulators for prototyping and the synthesizable description |
---|
[112] | 20 | of the FPGA-SoC system (i.e. its bitstream), \mustbecompleted{FIXME:: VHDL ou bitstream ???} |
---|
[108] | 21 | \item the specification of enhanced communication schemes and their sofware and hardware implementations. |
---|
[23] | 22 | \end{itemize} |
---|
| 23 | This task being based on the SocLib platform, a first release will be delivrable at $T0+12$ |
---|
| 24 | to allow the demonstrators to start working. |
---|
[38] | 25 | This release will include the standard communication schemes (base on SocLib MWMR component) |
---|
[23] | 26 | and support the COACH architectural template for prototyping and hardware generation. |
---|
| 27 | \end{objectif} |
---|
| 28 | % |
---|
[52] | 29 | \begin{workpackage} |
---|
[36] | 30 | \item This \ST corresponds to the Coach System Generator (CSG) software. |
---|
[23] | 31 | \begin{livrable} |
---|
[52] | 32 | \itemV{0}{12}{x}{\Supmc}{CSG} \setMacroInAuxFile{csgCoachArch} |
---|
[108] | 33 | The first software release of the CSG tool that will allow demonstrators to start working by using the COACH |
---|
[36] | 34 | hardware architecture template. |
---|
[52] | 35 | \itemV{12}{18}{x}{\Supmc}{CSG} \setMacroInAuxFile{csgPrototypingOnly} |
---|
[36] | 36 | This milestone adds to CSG the support to the XILINX and ALTERA architectural |
---|
| 37 | templates and to the enhanced communication system. |
---|
| 38 | In this milestone only the SystemC prototyping will be supported for the XILINX |
---|
| 39 | and ALTERA architectural template. |
---|
[112] | 40 | HAS is available. \mustbecompleted{FIXME:: ca veut dire ???} |
---|
[52] | 41 | \itemV{18}{24}{x}{\Supmc}{CSG} \setMacroInAuxFile{csgAllArch} |
---|
[36] | 42 | This milestone extends CSG (\csgPrototypingOnly) to |
---|
| 43 | FPGA-SoC generation for the XILINX and ALTERA architectural template. |
---|
[59] | 44 | \itemL{24}{36}{x}{\Supmc}{CSG}{6:6:6} |
---|
[52] | 45 | Maintenance work of CSG. |
---|
[23] | 46 | \end{livrable} |
---|
[108] | 47 | \item This \ST deals with the components of the architectural templates. |
---|
[36] | 48 | \\ |
---|
| 49 | For the COACH architectural template, it consists of the devlopment of the VHDL |
---|
[112] | 50 | synthesizable description of the missing components. \mustbecompleted{FIXME :: pas clair missing components} |
---|
[108] | 51 | Notice that the SystemC models |
---|
[36] | 52 | comes from the SocLib ANR project, the processor with its cache comes from the TSAR |
---|
| 53 | ANR project. |
---|
| 54 | \\ |
---|
[108] | 55 | For the XILINX and ALTERA architectural templates, we use the XILINX and ALTERA IPs (NIOS, Microblaze, memories, busses...). |
---|
[39] | 56 | The missing component is the MWMR used for communication between the tasks of the |
---|
[36] | 57 | application. |
---|
[23] | 58 | \begin{livrable} |
---|
[52] | 59 | \itemL{0}{12}{h}{\Supmc}{COACH architecture}{1:0:0} |
---|
[113] | 60 | \setMacroInAuxFile{csgCoachArchTempl} |
---|
[52] | 61 | The VHDL synthesizable descriptions of the SocLib MWMR, TokenRing components. |
---|
[113] | 62 | \itemL{12}{15}{d}{\Sxilinx}{\xilinx RTL optimisation (2)}{0:2:0} |
---|
| 63 | This deliverable consists in optimizing the VHDL descriptions of the components of |
---|
| 64 | the COACH architectural template (deliverable \novers{\csgCoachArchTempl}) to the |
---|
| 65 | \xilinx RTL synthesis tools. |
---|
| 66 | \upmc will provide the VHDL descriptions, \xilinx will provide back a documentation |
---|
| 67 | listing that proposes VHDL generation enhancements. |
---|
[52] | 68 | \itemV{6}{18}{x}{\Stima}{XILINX architecture} |
---|
[36] | 69 | \setMacroInAuxFile{csgXilinxSystemC} |
---|
| 70 | The SystemC simulation module of the MWMR component with a PLB bus interface plus |
---|
| 71 | the SystemC modules of the components of the XILINX architectural template |
---|
[108] | 72 | currently not available in the SocLib component library. |
---|
[57] | 73 | \itemL{18}{24}{h}{\Stima}{XILINX architecture}{9:9:0} |
---|
[36] | 74 | The synthesizable VHDL description of the MWMR component corresponding to the |
---|
| 75 | SystemC module of the former delivrable (\csgXilinxSystemC). |
---|
[113] | 76 | \itemL{24}{27}{d}{\Sxilinx}{\xilinx RTL optimisation (3)}{0:0:2} |
---|
| 77 | This deliverable consists in optimizing the MWMR VHDL description (deliverable |
---|
| 78 | \novers{\csgXilinxSystemC}) of the \xilinx architectural template. |
---|
| 79 | \tima will provide MWMR VHDL description, \xilinx will provide back a documentation |
---|
| 80 | listing that proposes VHDL generation enhancements. |
---|
[52] | 81 | \itemV{6}{18}{x}{\Sirisa}{ALTERA architecture} |
---|
[36] | 82 | \setMacroInAuxFile{csgAlteraSystemC} |
---|
[39] | 83 | The SystemC simulation module of the MWMR component with an AVALON bus interface plus |
---|
[36] | 84 | the SystemC modules of the components of the ALTERA architectural template |
---|
[108] | 85 | currently not available in the SocLib component library. |
---|
[52] | 86 | \itemL{18}{24}{h}{\Sirisa}{ALTERA architecture}{0:0:0} |
---|
[36] | 87 | The synthesizable VHDL description of the MWMR component corresponding to the |
---|
| 88 | SystemC module of the former delivrable (\csgAlteraSystemC); |
---|
[74] | 89 | \itemV{6}{12}{d}{\Subs}{UBS communication adapter} |
---|
| 90 | \setMacroInAuxFile{gautCOMMoptimization} |
---|
| 91 | Specification of an optimized communication adapter (space and time) component to handle data interleaving. |
---|
[47] | 92 | This evolution aims to solve out of order communication weakness of the classical MWMR. |
---|
[74] | 93 | \itemV{12}{24}{x}{\Subs}{UBS communication adapter} |
---|
| 94 | First release of the tool that generates the VHDL description of the optimized communication adapter |
---|
[47] | 95 | and its corresponding SystemC module. |
---|
[74] | 96 | \itemL{24}{30}{x}{\Subs}{UBS communication adapter}{0:0:0} |
---|
| 97 | Final release of the tool that generates the VHDL description of the optimized communication adapter |
---|
| 98 | and its corresponding SystemC module (\gautCOMMoptimization). |
---|
[113] | 99 | \itemL{24}{27}{d}{\Sxilinx}{\xilinx RTL optimisation (4)}{0:0:2} |
---|
| 100 | This deliverable consists in optimizing the communication adapter VHDL description (deliverable |
---|
| 101 | \novers{\gautCOMMoptimization}). |
---|
| 102 | \ubs will provide communication adapter VHDL description, \xilinx will provide back a documentation |
---|
| 103 | listing that proposes VHDL generation enhancements. |
---|
[23] | 104 | \end{livrable} |
---|
[36] | 105 | \item This \ST consists of the configuration of the SocLib MUTEK and DNA operating |
---|
| 106 | system and the development of drivers for the hardware architectural templates |
---|
[38] | 107 | and enhanced communication schemes defined in \novers{\specCsgManual} delivrable. |
---|
[108] | 108 | For the ALTERA and XILINX architectural templates, the OSs must also be ported on |
---|
[36] | 109 | the NIOS2 and MICROBLAZE processors. |
---|
[23] | 110 | \begin{livrable} |
---|
[52] | 111 | \itemV{6}{8}{x}{\Supmc}{MUTEK OS} |
---|
[112] | 112 | The drivers \mustbecompleted{FIXME :: ???} |
---|
[108] | 113 | required for the first CSG milestone (delivrable \csgCoachArch). |
---|
[52] | 114 | \itemV{8}{18}{x}{\Supmc}{MUTEK 0S} |
---|
| 115 | The drivers required for the second CSG milestone ({\csgPrototypingOnly}). |
---|
| 116 | \itemL{18}{33}{x}{\Supmc}{MUTEK OS}{1:1:2} |
---|
| 117 | Maintenance work. |
---|
| 118 | \itemL{6}{18}{x}{\Supmc}{Port of MUTEK OS}{1.0:1:0} |
---|
[108] | 119 | Porting of MUTEK OS on the NIOS2 and MICROBLAZE processors. |
---|
[52] | 120 | \itemV{6}{8}{x}{\Stima}{DNA OS} |
---|
| 121 | The drivers required for the first CSG milestone (delivrable \csgCoachArch). |
---|
| 122 | \itemV{8}{18}{x}{\Stima}{DNA 0S} |
---|
| 123 | The drivers required for the second CSG milestone ({\csgPrototypingOnly}). |
---|
[63] | 124 | \itemL{18}{33}{x}{\Stima}{DNA OS}{6:3:2} |
---|
[52] | 125 | Maintenance work. |
---|
[57] | 126 | \itemL{6}{18}{x}{\Stima}{Port of DNA OS}{3:1:0} |
---|
[108] | 127 | Porting of DNA OS on the NIOS2 and MICROBLAZE processors. |
---|
[23] | 128 | \end{livrable} |
---|
| 129 | \end{workpackage} |
---|